Contents

About this Manual ........................................................... 5
Edition History .................................................................... 5
Related Documents ............................................................. 6
Nomenclature ..................................................................... 7
Trade Marks ...................................................................... 7
Legal Disclaimer - Liability Exclusion ................................. 7
Standards ......................................................................... 8
Overview .......................................................................... 9

Technical Features .......................................................... 11
Feature Summary ................................................................ 11
Performance Rating ........................................................... 16
Power Requirements .......................................................... 16
Block Diagram ................................................................... 17
Top View Component Assembly ......................................... 18
Bottom View Component Assembly ..................................... 19
Front Panel Connectors ..................................................... 20
Front Panel Switches & Indicators ....................................... 20
On-Board Connectors & Sockets ......................................... 21
Pin Headers ....................................................................... 21
Jumpers ........................................................................... 21
Microprocessor ................................................................. 22
Thermal Considerations .................................................... 23
Main Memory ...................................................................... 24
Graphics Subsystem .......................................................... 25
LAN Subsystem ................................................................ 26
Serial ATA Interface (SATA) .............................................. 27
PCI Express® Interface ...................................................... 28
Universal Serial Bus (USB) ................................................ 29
Utility Interfaces ............................................................... 30
Real-Time Clock ................................................................ 31
SPI Flash ......................................................................... 31
Reset .............................................................................. 32
Watchdog ......................................................................... 34
Front Panel LEDs ............................................................. 35
   PG (Power Good) LED .................................................. 35
   GP (General Purpose) LED ............................................ 36
   HD (Hard Disk Activity) LED ........................................ 36
   EB (Ethernet Backplane) LED ....................................... 37
Hot Swap Detection ........................................................... 38
Power Supply Status (PWR_FAIL#) .................................... 38

© EKF
Mezzanine Side Board Options ........................................... 39
CompactPCI® PlusIO ................................................... 43

Installing and Replacing Components ........................................ 46
Before You Begin .................................................................. 46
Installing the Board ................................................................ 47
Removing the Board ............................................................ 48
EMC Recommendations ...................................................... 49
Replacement of the Battery .................................................. 50

Technical Reference .............................................................. 51
Local PCI Devices ............................................................... 51
Local SMB Devices ............................................................. 52
Hardware Monitor LM87 ..................................................... 53
Board Control and Status Registers (BCSR) ................................ 54
  Write/Read Control Register 0 .......................................... 55
  Read/Clear Status Register 0 ............................................ 56
  Read/Clear Status Register 1 ............................................ 57
  Read PLD Revision Register ........................................... 58
GPIO Usage ................................................................. 59
  GPIO Usage QM87 PCH ................................................ 59
Configuration Jumpers ......................................................... 62
  Configuration PCI Express Switch (DS-P) ........................... 62
  Loading UEFI BIOS Setup Defaults/IEEE 1588 Pulse per Second (J-GP) .......................... 64
  Manufacturer Mode Jumper (J-MFG) ................................ 65
  RTC Reset (J-RTC) ....................................................... 66
Connectors ................................................................. 67
  Front Panel Connectors ................................................ 67
    DisplayPort Connectors ............................................. 70
    Screw Locking Option for mDP Connectors .................... 71
    VGA Video Connector ............................................... 74
    USB Connectors ....................................................... 75
    Ethernet Connectors ................................................ 76
  Mezzanine Connectors .................................................. 77
    Expansion Interface P-EXP ........................................ 80
    High Speed Expansion Connector P-HSE ....................... 81
    PCI Express® Expansion Header P-PCIe ....................... 83
    DisplayPort Expansion Header P-DP3 ......................... 84
Pin Headers & Debug ......................................................... 85
  Front Panel Handle Microswitch Header P-FPH .................. 85
  PLD Programming Header P-ISP .................................... 86
  Processor Debug Header P-XDP .................................... 87
Backplane Connectors ....................................................... 88
CompactPCI J1 .................................................. 88
CompactPCI J2 (PlusIO) ................................. 89
Mechanical Drawing ........................................ 91
About this Manual

This manual describes the technical aspects of the PC5-LARGO, required for installation and system integration. It is intended for the experienced user only.

Edition History

<table>
<thead>
<tr>
<th>Ed.</th>
<th>Contents/Changes</th>
<th>Author</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>User Manual PC5-LARGO, english, preliminary edition</td>
<td>jj</td>
<td>20 June 2017</td>
</tr>
<tr>
<td></td>
<td>Text #8556, File: pc5_ug.wpd</td>
<td>jj</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Fixed a mixup regarding external power reset signal via J2 C17</td>
<td>jj</td>
<td>11 August 2017</td>
</tr>
<tr>
<td>2.1</td>
<td>Added Intel® AMT support to table 'Feature Summary'</td>
<td>jj</td>
<td>6 November 2017</td>
</tr>
<tr>
<td>2.2</td>
<td>Warning regarding usage in a 64-bit classic environment also added to</td>
<td>jj</td>
<td>7 December 2017</td>
</tr>
<tr>
<td></td>
<td>table 'Backplane Connector J2' (was already enclosed in section CompactPCI®</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PlusIO)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3.0</td>
<td>Removed PR1-RIO (obsolete)</td>
<td>jj</td>
<td>8 March 2018</td>
</tr>
<tr>
<td>4</td>
<td>Added Power requirements</td>
<td>gn</td>
<td>2018-08-03</td>
</tr>
</tbody>
</table>
## Related Documents

<table>
<thead>
<tr>
<th>Related Information</th>
<th>URL</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC5-LARGO Home</td>
<td><a href="http://www.ekf.com/p/pc5/pc5.html">www.ekf.com/p/pc5/pc5.html</a></td>
</tr>
</tbody>
</table>

## Related Documents CompactPCI® Serial & CompactPCI® PlusIO

<table>
<thead>
<tr>
<th>Related Documents CompactPCI® Serial &amp; CompactPCI® PlusIO</th>
<th>URL</th>
</tr>
</thead>
<tbody>
<tr>
<td>CompactPCI® PlusIO Home</td>
<td><a href="http://www.ekf.com/p/plus.html">www.ekf.com/p/plus.html</a></td>
</tr>
<tr>
<td>CompactPCI® Serial Home</td>
<td><a href="http://www.ekf.com/s/serial.html">www.ekf.com/s/serial.html</a></td>
</tr>
</tbody>
</table>

## Related Documents Mezzanine Modules and Side Cards

<table>
<thead>
<tr>
<th>Related Documents Mezzanine Modules and Side Cards</th>
<th>URL</th>
</tr>
</thead>
<tbody>
<tr>
<td>C40 ... C48 Series Mezzanine Storage Modules</td>
<td><a href="http://www.ekf.com/c/ccpu/c4x_mezz_ovw.pdf">www.ekf.com/c/ccpu/c4x_mezz_ovw.pdf</a></td>
</tr>
<tr>
<td>PCS-BALLET Mezzanine Side Card</td>
<td><a href="http://www.ekf.com/p/pcs/pcs.html">www.ekf.com/p/pcs/pcs.html</a></td>
</tr>
<tr>
<td>SCS-TRUMPET Mezzanine Side Card</td>
<td><a href="http://www.ekf.com/s/scs/scs.html">www.ekf.com/s/scs/scs.html</a></td>
</tr>
</tbody>
</table>

## Ordering Information

For popular PC5-LARGO SKUs please refer to www.ekf.com/liste/liste_21.html#PC5

For popular Mezzanine Side Cards please refer to www.ekf.com/liste/liste_20.html#C40
Nomenclature

Signal names used herein with an attached '#' designate active low lines.

Trade Marks

Some terms used herein are property of their respective owners, e.g.

- Core™ i7: ® Intel
- CompactPCI, CompactPCI PlusIO, CompactPCI Serial: ® PICMG
- Windows: ® Microsoft
- EKF, ekf system: ® EKF

EKF does not claim this list to be complete.

Legal Disclaimer - Liability Exclusion

This manual has been edited as carefully as possible. We apologize for any potential mistake. Information provided herein is designated exclusively to the proficient user (system integrator, engineer). EKF can accept no responsibility for any damage caused by the use of this manual.
## Standards

<table>
<thead>
<tr>
<th>Term</th>
<th>Document</th>
<th>Origin</th>
</tr>
</thead>
<tbody>
<tr>
<td>CFast™</td>
<td>CFast™ Specification Rev. 1.0</td>
<td><a href="http://www.compactflash.org">www.compactflash.org</a></td>
</tr>
<tr>
<td>CompactPCI®</td>
<td>CompactPCI Specification, PICMG® 2.0 R3.0, Oct. 1, 1999</td>
<td><a href="http://www.picmg.org">www.picmg.org</a></td>
</tr>
<tr>
<td>CompactPCI®</td>
<td>CompactPCI PlusIO Specification, PICMG® 2.30 R1.0, November 11, 2009</td>
<td><a href="http://www.picmg.org">www.picmg.org</a></td>
</tr>
<tr>
<td>CompactPCI®</td>
<td>CompactPCI Serial Specification, PICMG® CPCI-S.0 R1.0, March 2, 2011</td>
<td><a href="http://www.picmg.org">www.picmg.org</a></td>
</tr>
<tr>
<td>DVI</td>
<td>Digital Visual Interface Rev. 1.0 Digital Display Working Group</td>
<td><a href="http://www.ddwg.org">www.ddwg.org</a></td>
</tr>
<tr>
<td>Precision Time</td>
<td>IEEE Std 1588-2008, July 24, 2008</td>
<td>standards.ieee.org</td>
</tr>
<tr>
<td>Time Protocol</td>
<td>Low Pin Count Interface Specification, Revision 1.1</td>
<td>developer.intel.com/design/chipsets/industry/lpc.htm</td>
</tr>
<tr>
<td>HD Audio</td>
<td>High Definition Audio Specification Rev.1.0</td>
<td><a href="http://www.intel.com/design/chipsets/hdaudio.htm">www.intel.com/design/chipsets/hdaudio.htm</a></td>
</tr>
<tr>
<td>PCI Express®</td>
<td>PCI Express® Base Specification 3.0</td>
<td><a href="http://www.pcisig.com">www.pcisig.com</a></td>
</tr>
<tr>
<td>SATA</td>
<td>Serial ATA 2.5/2.6 Specification Serial ATA 3.0 &amp; 3.1 Specification</td>
<td><a href="http://www.sata-io.org">www.sata-io.org</a></td>
</tr>
<tr>
<td>TPM</td>
<td>Trusted Platform Module 2.0</td>
<td><a href="http://www.trustedcomputinggroup.org">www.trustedcomputinggroup.org</a></td>
</tr>
<tr>
<td>USB</td>
<td>Universal Serial Bus 3.0 Specification, Revision 1.0</td>
<td><a href="http://www.usb.org">www.usb.org</a></td>
</tr>
</tbody>
</table>
Overview

The PC5-LARGO is a rich featured high performance 4HP/3U CompactPCI® PlusIO CPU board, equipped with a 5th generation Intel® Core™ mobile processor (Broadwell quad-core). The PC5-LARGO front panel is provided with two Gigabit Ethernet jacks, two USB 3.0 receptacles, and two mDP connectors (DisplayPort 1.2 MST, 4k UHD).

Local expansion mezzanine boards (side cards) are available for additional front panel and/or rear I/O, resulting in an 8HP front panel width assembly unit.

The PC5-LARGO can be equipped with up to 24GB DDR3L ECC RAM. Up to 8GB memory-down are provided for rugged applications, and another 16GB are available via the SO-DIMM socket. Low profile SSD mezzanine modules are available as on-board mass storage solution.

The PC5-LARGO backplane connectors comply with the PICMG® CompactPCI® PlusIO system slot specification, suitable for a rear I/O module or hybrid CompactPCI® Serial system via J2. Across J1, the PC5-LARGO is backwards compatible to classic CompactPCI® systems.
CompactPCI® PlusIO (PICMG 2.30) is a standard for rear I/O across J2, specified by the PICMG®. High speed signal lines (PCI Express®, SATA, Gigabit Ethernet and USB) are passed from the PC5-LARGO through the special UHM connector to the backplane, for usage either on a PlusIO rear I/O transition module, or CompactPCI® Serial card slots.

CompactPCI® Serial (PICMG CPCS.0) defines a completely new card slot, based on PCI Express®, SATA, Gigabit Ethernet and USB serial data lines. On a hybrid backplane, both card styles can reside, CompactPCI® and CompactPCI® Serial, with the PC5-LARGO in the middle as system slot controller for both backplane segments.

The PC5-LARGO is equipped with a set of local expansion interface connectors, which can be optionally used to attach a mezzanine side board. A variety of expansion cards is available, e.g. providing legacy I/O and additional PCI Express® based I/O controllers such as SATA, USB 3.0 and Gigabit Ethernet, or a third video output. Most mezzanine side cards can accommodate in addition a 2.5-inch drive.

Typically, the PC5-LARGO and the related side card would come as a readily assembled 8HP unit. As an alternate, low profile Flash based mezzanine storage modules are available that fit on the PC5-LARGO while maintaining the 4HP profile. The C48-M2 module e.g. is equipped with two fast M.2 SATA Solid State Drives (SSD), which is suitable for installation of any popular operating system.
## Technical Features

### Feature Summary

<table>
<thead>
<tr>
<th>General</th>
</tr>
</thead>
<tbody>
<tr>
<td>- CompactPCI® PlusIO (PICMG® CPCI 2.30) System Slot Controller</td>
</tr>
<tr>
<td>- Form factor single size Eurocard (board dimensions 100x160mm²)</td>
</tr>
<tr>
<td>- Mounting height 3U</td>
</tr>
<tr>
<td>- Front panel width 4HP (8HP/12HP assembly with optional mezzanine side card)</td>
</tr>
<tr>
<td>- Front panel I/O connectors for typical system configuration (2 x USB3, 2 x Mini DisplayPort, 2 x GbE)</td>
</tr>
<tr>
<td>- Backplane communication via CompactPCI® J1 and J2 hard metric connectors</td>
</tr>
<tr>
<td>- J1 Connector for PICMG® CompactPCI® 32-Bit support</td>
</tr>
<tr>
<td>- J2 Connector (UHM high speed) for CompactPCI® PlusIO support (4 x PCIe Gen2, 4 x SATA 3G/6G*, 4 x USB, 2 x GbE)</td>
</tr>
<tr>
<td>- J2 PlusIO configuration allows for either CompactPCI® Serial backplane usage or rear I/O module attachment</td>
</tr>
<tr>
<td>- On-board PCIe x 4 Gen2 mezzanine expansion option (side card)</td>
</tr>
<tr>
<td>- On-board SATA x 4 6G mezzanine expansion option for mass storage modules or side cards</td>
</tr>
<tr>
<td>- On-board DisplayPort (3rd video output) mezzanine expansion option for side cards</td>
</tr>
<tr>
<td>- Side cards and low profile mass storage modules available as COTS and also as custom specific</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>- 5th Generation Intel® Core™ CPU (Broadwell H)</td>
</tr>
<tr>
<td>- i7-5850EQ • 4 Cores • 2.7GHz (TB 3.4GHz) • 47/37W TDP/cTDP • GT3e-6200 Intel® Iris™ Pro graphics 1GHz • 6MB LLC • vPRO™/AMT</td>
</tr>
<tr>
<td>- i7-5700EQ • 4 Cores • 2.6GHz (TB 3.4GHz) • 47/37W TDP/cTDP • GT2-5600 Intel® HD graphics 1GHz • 6MB LLC • vPRO™/AMT</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Firmware</th>
</tr>
</thead>
<tbody>
<tr>
<td>- Phoenix® UEFI (Unified Extensible Firmware Interface) with CSM*</td>
</tr>
<tr>
<td>- Fully customizable by EKF</td>
</tr>
<tr>
<td>- Secure Boot and Measured Boot supported - meeting all demands as specified by Microsoft®</td>
</tr>
<tr>
<td>- Windows®, Linux and other (RT)OS’ supported</td>
</tr>
<tr>
<td>- Intel® AMT supported (disabled by default, must be enabled via BIOS setup)</td>
</tr>
</tbody>
</table>

---

* CSM (Compatibility Support Module) emulates a legacy BIOS environment, which allows to boot a legacy operating system such as DOS, 32-bit Windows and some RTOS’
Feature Summary

Main Memory

- Integrated memory controller up to 24GB DDR3L 1600 +ECC
- DDR3L +ECC soldered memory up to 8GB
- DDR3L +ECC SO-DIMM memory module socket up to 16GB

Graphics

- Integrated graphics engine, 3 symmetric independent displays
- 3D HW acceleration DX11.1, OpenCL 1.2, OpenGL 4.3, ES 2.0
- HW media acceleration DXVA 2, VA-API
- HW video decode H264, SVC, AVC, MVC, MPEG-2, MJPEG, JPEG large frame support, VC-1, VP8
- HW video encode H264, SVC, AVC, MVC, MPEG-2
- Content protection PUMA, PAVP, HDCP
- Front panel options: Dual Mini-DisplayPort (mDP) or single VGA connector
- 3rd DisplayPort connector via mezzanine side card optional
- DisplayPort™ 1.2 Multi-Stream Transport (MST) - display daisy chaining
- Max Resolution 4096 x 2304 @60Hz (any DisplayPort), 1920 x 1200 (VGA)
- 4k x 2k @24Hz supported for Blu-ray playback
- Integrated audio

Networking

- Up to 4 networking interfaces in total - 2 x front RJ45 GbE, 2 x backplane GbE via J2
- 1000BASE-T, 100BASE-TX, 10BASE-T connections
- Front port 1 - I217LM with Intel® AMT support
- Front port 2 - Intel® I210-IT -40°C to +85°C operating temperature GbE NIC w. integrated PHY
- Front port option M12 X-coded connectors (replacement for RJ45, requires 8HP front panel width)
- IPv4/IPv6 checksum offload, 9.5KB Jumbo Frame support, EEE Energy Efficient Ethernet
- IEEE 802.1Qav Audio-Video-Bridging (AVB) enhancements for time-sensitive streams
- IEEE 1588 and 802.1AS packets hardware-based time stamping for high-precision time synchronization
- Backplane Gigabit Ethernet w. 2 x I210-IT NIC

Chipset

- Intel® QM87 Lynx Point Platform Controller Hub (PCH)
- 8 x PCIe Gen2 5GT/s
- 6 x SATA 6G
- 10 x USB2, 4 x USB3
- LPC, Audio, Legacy
**Feature Summary**

### On-Board Building Blocks
- Additional on-board controllers, PCIe® based
- 3 x Gigabit Ethernet controllers Intel® I210IT
- 1 x Gigabit Ethernet PHY Intel® I217LM
- PCIe® to PCI® Bridge PLX 8112
- PCIe® Gen2 packet switch PLX 8608
- SATA 3G/6G* RAID controller Marvell® 88SE9230, ARM powered subsystem for host CPU offload

* Marvell SATA RAID controller setup for 3Gbps by default

### Security
- Trusted Platform Module
- TPM 2.0 for highest level of certified platform protection
- Infineon Optiga™ SLB 9665 cryptographic processor
- Conforming to TCG 2.0 specification
- AES hardware acceleration support by 5th Gen processor series (Intel® AES-NI)

### Front Panel I/O (4HP)
- 2 x Gigabit Ethernet RJ45 (1 = PCH & I217LM - Intel® AMT support, 2 = I210IT)
- 2 x DisplayPort (from processor integrated HD graphics engine, mDP style receptacles, optional cable connector retainer available)
- 2 x USB 3.0 Type-A

### CompactPCI® & CompactPCI® PlusIO Backplane Resources
- PICMG® CompactPCI® 2.0 CPU card & system slot controller for J1 based 32-bit PCI® systems, 33/66MHz
- PICMG® CompactPCI® 2.30 J2 UHM connector according to CompactPCI® PlusIO
- J2 can be used to enable CompactPCI® Serial peripheral card slots for hybrid systems with a split backplane
- J2 can be used alternatively for a rear I/O module
- J2 is assigned to 4 x PCIe Gen2 5GT/s (from PCH), 4 x SATA 3G/6G* (from Marvell SATA hardware RAID controller), 4 x USB2 ports (from PCH), 2 x Gigabit Ethernet (I210IT networking controllers)

* Marvell SATA RAID controller setup for 3Gbps by default
Feature Summary

Local Expansion and Mass Storage Solutions

- Mezzanine side card connectors for optional local expansion
- P-EXP - 2 x USB 2.0 & Legacy (from PCH)
- P-DP3 - 3rd DisplayPort video (from Intel® Core™ CPU)
- P-HSE - 4 x SATA 6G & 4 x USB 2.0 (from PCH)
- P-PCIE - PCIe Gen2 5GT/s 1 link x 4 lanes or 4 links x 1 lane (from on-board PCIe® switch)
- 4HP Low profile mezzanine module options (to be ordered separately)
- CFast™ Card with C41-CFAST mezzanine module
- SATA 1.8-Inch Solid State Drive with C42-SATA mezzanine module
- Dual mSATA SSD with C47-MSATA mezzanine module
- Dual M.2/NGFF SATA SSD 2230 - 2280 size with C48-M2 mezzanine module
- Custom specific module design
- 8HP/12HP Mezzanine side card options (to be ordered separately)
- PCL-CAPELLA - multi function side card
- PCS-BALLET - multi function side card
- SCS-TRUMPET - multi function side card
- C32-FIO - 2 x COM RS-232, USB, PS/2 (12HP assembly)
- Variety of other side cards available
- Custom specific side card design

Environmental & Regulatory

- Suitable e.g. for industrial, transportation & instrumentation applications
- Designed & manufactured in Germany - ISO 9000 quality management certified
- Long term availability
- Rugged solution
- Coating, sealing, underfilling on request
- Lifetime application support
- RoHS compliant
- Operating temperature 0°C to +70°C
- Operating temperature -40°C to +85°C (industrial temperature range) on request
- Storage temperature -40°C to +85°C, max. gradient 5°C/min
- Humidity 5% ... 95% RH non condensing
- Altitude -300m ... +3000m
- Shock 15g 0.33ms, 6g 6ms
- Vibration 1g 5-2000Hz
- MTBF 11.0 years (PC5-480D)
- EC Regulatory ENS5022, EN55024, EN60950-1 (UL60950-1/IEC60950-1)
## Feature Summary

### RT OS Board Support Packages & Driver

- LynxOS - on request
- On Time RTOS-32 - on request
- OS-9 - on request
- QNX 4.x, 6.x - on request
- Real-Time Linux (RT Patch) - on request
- RTX - on request
- VxWorks 5.5 & 6.9 - on request
- VxWorks 7.0 - under development
- Others - on request

All items are subject to changes w/o further notice
## Performance Rating

<table>
<thead>
<tr>
<th>Performance Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>tbd</td>
</tr>
</tbody>
</table>

## Power Requirements

<table>
<thead>
<tr>
<th>Power Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load Current [A] at +3.3V (+0.17V/-0.1V)</td>
</tr>
<tr>
<td>Maximum Performance LFM / HFM / Turbo</td>
</tr>
<tr>
<td>PC5-830D</td>
</tr>
<tr>
<td>PC5-tbd</td>
</tr>
</tbody>
</table>

¹ Intel SpeedStep Frequency Modes LFM: Low Frequency Mode, HFM: High Frequency Mode.
² Add 200/600mA (link only/active) @1Gbps per Ethernet Port.
Bottom View Component Assembly
Front Panel Connectors

<table>
<thead>
<tr>
<th>Connector</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ETH1/2</td>
<td>Dual Gigabit Ethernet RJ-45 receptacles with integrated indicator LEDs</td>
</tr>
<tr>
<td>DP1/2</td>
<td>Mini DisplayPort digital video output receptacle (VGA connector available as alternate)</td>
</tr>
<tr>
<td>USB1/2</td>
<td>Universal Serial Bus 3.0 type A receptacles</td>
</tr>
<tr>
<td>VGA</td>
<td>VGA analog video output connector (Mini DisplayPort connectors available as alternate)</td>
</tr>
</tbody>
</table>

Front Panel Switches & Indicators

<table>
<thead>
<tr>
<th>Switch/Indicator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EB</td>
<td>LED indicating Backplane Ethernet activity</td>
</tr>
<tr>
<td>FPH</td>
<td>Front Panel Handle with integrated switch (programmable function, power event button by default)</td>
</tr>
<tr>
<td>GP</td>
<td>General Purpose bicolour LED</td>
</tr>
<tr>
<td>HD</td>
<td>Bicoloured LED indicating any activity on SATA ports</td>
</tr>
<tr>
<td>PG</td>
<td>Power Good/Board Healthy bicolour LED</td>
</tr>
<tr>
<td>RB</td>
<td>System Reset Button (Option)</td>
</tr>
</tbody>
</table>
## On-Board Connectors & Sockets

<table>
<thead>
<tr>
<th>Connector</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>P-EXP</td>
<td>Utility EXPansion Interface Connector (LPC, USB, HD Audio, SMBus), interface to optional side board</td>
</tr>
<tr>
<td>P-HSE</td>
<td>High Speed Expansion Connector (4 x SATA, 4 x USB), interface to optional low profile mezzanine module or side board</td>
</tr>
<tr>
<td>P-PCIE</td>
<td>PCI Express® Expansion Interface Connector, interface to optional side board</td>
</tr>
<tr>
<td>P-DP3</td>
<td>Digital Display Interface Connector, interface to optional 3rd DisplayPort on side board</td>
</tr>
<tr>
<td>J1/J2</td>
<td>CompactPCI® Bus 32-bit (universal V(I/O)), 33MHz, PlusIO</td>
</tr>
<tr>
<td>P-SODM</td>
<td>204-pin DDR3L ECC Memory Module SDRAM PC5L-12800 Socket (ECC SODIMM)</td>
</tr>
<tr>
<td>P-XDP</td>
<td>CPU Debug Port ¹)</td>
</tr>
</tbody>
</table>

¹) Connector populated on customers request only

## Pin Headers

<table>
<thead>
<tr>
<th>Connector</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>P-FPH</td>
<td>Pin header suitable for Front Panel Handle switch cable harness</td>
</tr>
<tr>
<td>P-ISP</td>
<td>PLD glue logic device programming connector, not populated</td>
</tr>
</tbody>
</table>

## Jumpers

<table>
<thead>
<tr>
<th>Connector</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS-P</td>
<td>Switches to configure link width and speed on P-PCIE</td>
</tr>
<tr>
<td>J-GP</td>
<td>Jumper to reset UEFI BIOS Setup to EKF Factory Defaults, IEEE 1588 Pulse per Second Output</td>
</tr>
<tr>
<td>J-MFG</td>
<td>Jumper to enter Manufacturing Mode, not populated</td>
</tr>
<tr>
<td>J-RTC</td>
<td>Jumper to reset RTC circuitry (part of PCH), not populated</td>
</tr>
</tbody>
</table>
Microprocessor

The PC5-LARGO is equipped with an Intel® Core™ i7 5th generation mobile ECC processor (code name “Broadwell”). This processor provides integrated graphics, memory controller and voltage regulators, which results in a very efficient platform design. As of current, Intel® offers two CPU versions suitable for the PC5-LARGO, differing mainly in the GPU integrated (the powerful GT3e-6200 Intel® Iris™ Pro graphics is provided with the i7-5850EQ only).

The processor is housed in a Micro FC-BGA package for direct soldering to the PCB, i.e. the chip cannot be removed or changed by the user.

The processors supported by the PC5-LARGO are running at core clock speeds up to 2.7GHz for quad core usage. Due to Enhanced Intel® SpeedStep® and Intel® Turbo Boost Technology each core can decrease or increase its nominal operating frequency. The clock speed is chosen depending on the power states of the processor cores/graphics engine, the currently required performance, and the actual core temperature.

Power is applied across the CompactPCI® connector J1 (3.3V, 5V). The processors core voltage is generated by a switched voltage regulator sourced from the 5V plane.

<table>
<thead>
<tr>
<th>Intel® Core™ Processors Supported ¹)</th>
</tr>
</thead>
<tbody>
<tr>
<td>------------------</td>
</tr>
<tr>
<td>i7-5850EQ</td>
</tr>
<tr>
<td>i7-5700EQ</td>
</tr>
</tbody>
</table>

¹) The processors listed are units with long life support.
²) This processor may run with different TDPs configurable by BIOS settings.
Thermal Considerations

In order to avoid malfunctioning of the PC5-LARGO, take care of appropriate cooling of the processor and system, e.g. by a cooling fan suitable to the maximum power consumption of the CPU chip actually in use. The processor contains digital thermal sensors (DTS) that are readable via special CPU registers. DTS allows to get the temperatures of each CPU core separately.

Two further temperature sensors, located in the system hardware monitor LM87, allow for acquisition of the boards surface temperature and the thermal state of the onboard system memory channel. Beside this the LM87 also monitors most of the supply voltages. A suitable software on Microsoft Windows® systems to display both, the temperatures as well as the supply voltages, is ‘Speedfan’, which can be downloaded from the web. After installation, both temperatures and voltages can be observed permanently from the Windows® taskbar.

The PC5-LARGO is equipped with a passive heatsink. Its height takes into account the 4HP limitation in mounting space of a CompactPCI® board. In addition, a forced vertical airflow through the system enclosure (e.g. bottom mount fan unit) is strongly recommended (>20m³/h or 2m/s (400LFM) around the CPU slot). Be sure to thoroughly discuss your actual cooling needs with EKF. Generally, the faster the CPU speed the higher its power consumption. For higher ambient temperatures, consider increasing the forced airflow to 3m/s (600LFM) or more.

The table showing the supported processors above give also the maximum power consumption (TDP) of a particular processor. Fortunately, the power consumption is by far lower when executing typical Windows® or Linux tasks. The heat dissipation increases when e.g. rendering software like the Acrobat Distiller is executed.

The Core™ processors support Intel's Enhanced SpeedStep® technology. This enables dynamic switching between multiple core voltages and frequencies depending on core temperature and currently required performance. The processors are able to reduce their core speed and core voltage in multiple steps down to 800MHz. Additional a reduction of the graphics core clock (down to 200MHz) and voltage is possible. This leads to an obvious reduction of power consumption resulting in less heating.

A further way to reduce power consumption is achieved by integrating the voltage regulators on the die of the 5th generation Core™ processors. This embedding allows the processor to regulate the voltages to each core, graphics, cache and other units separately depending on their performance needs. Parts that are currently idle may switched off to save power.
Main Memory

The PC5-LARGO features two channels of DDR3L SDRAMs with support of ECC (Error Correction Code). One channel is realized with 18 memory devices soldered to the board (Memory Down) and delivers a capacity of up to 8GB with a clock frequency of 1600MHz (PC5L-12800).

The 2nd channel provides a socket for installing a 204-pin ECC SODIMM module thus allowing a simple expansion of system memory (max. module height = 1.25 inch). Supported are unbuffered DDR3L ECC SODIMMs (72-bit) with $V_{DD}=1.35V$ featuring on-die termination (ODT), according the PC5L-12800 specification. Minimum module size is 512MB; maximum module size is 16GB. Please note, that neither standard DDR3 SODIMMs nor DDR3L without ECC feature will work on PC5-LARGO.

It is recommended to add a SODIMM module with same size as the Memory Down to get best performance. Since some of the system memory is dedicated to the graphics controller a typically development of 2x8GB of memory is recommended to run operating systems like Windows®.

The memory controller supports symmetric and asymmetric memory organization. The maximum memory performance can be obtained by using the symmetric mode. When in this mode, the memory controller accesses the memory channels in an interleaved way. Since Core™ processors support Intels Flex Memory Technology, interleaved operation is not limited to systems using memory channels of equal capacity. In the case of unequal memory population the smaller memory channel dictates the address space of the interleaved accessible memory region. The remainder of the memory is then accessed in non-interleaved mode.

In asymmetric mode the memory always will be accessed in a non-interleaved manner with the drawback of less bandwidth. The only meaningful application of asymmetric mode is the special case when only one memory channel is populated (i.e. the SODIMM socket may be left empty).

The contents of the SPD EEPROM on the SODIMM is used by the BIOS at POST (Power-on Self Test) to get any necessary timing parameters to program the memory controller within the chipset.
Graphics Subsystem

The structure of the graphics subsystem has changed compared to the predecessor of the Intel 4th and 5th generation Core™ processor. The main graphics interfaces are based on the DisplayPort standard and are part of the processor. Only a few sideband signals (DDC/Auxiliary channel, hot plug detection) as well as the VGA interface is remained at the PCH QM87.

The PC5-LARGO offers two Mini DisplayPort (mDP) interfaces in the front panel. Adapters to convert Mini DisplayPort to any other popular interface standard are available.

A 3rd DisplayPort is fed to the on-board connector P-DP3. EKF expansion boards like the PCS-BALLET provide the 3rd DisplayPort connector (standard type) via the common 8HP front panel.

As an alternate, the PC5-LARGO can be equipped with an ordinary HD D-Sub 15-lead connector (VGA style). This connector is suitable for analog signals only. Nevertheless also flat-panel displays can be attached to the D-Sub connector but with minor reduced image quality.

Independent from the video connector actually in use, Mini DisplayPort or VGA, the VESA DDC standard is supported. This allows to read out important parameters, e.g. the maximum allowable resolution, from the attached monitor. DDC power, +3.3V on DisplayPort connectors, is delivered via electronic switches to protect the board from an external short-circuit condition (1.5A) and to prevent back current flows. On the VGA interface a resettable fuse (0.5A) is used supply the +5V DDC power.

Graphics drivers for the Intel® GPU are an inherent part of popular operating systems, or can be downloaded from the Intel® website.
LAN Subsystem

The Ethernet LAN subsystem is composed of four Gigabit Ethernet ports: One Intel i217LM Physical Layer Transceiver (PHY) using the PCH QM87 internal MAC and three Intel i210IT Gigabit Ethernet Controllers. These devices provide also legacy 10Base-T and 100Base-TX connectivity. Two of the Ethernet ports are fed to two RJ45 jacks located in the front panel, the others are attached to the CompactPCI® Serial interface on J2. Each port includes the following features:

- One PCI Express lane per Ethernet port (250MB/s)
- 1000Base-Tx (Gigabit Ethernet), 100Base-TX (Fast Ethernet) and 10Base-T (Classic Ethernet) capability.
- Half- or full-duplex operation.
- IEEE 802.3u, 802.3ab Auto-Negotiation for the fastest available connection.
- Jumperless configuration (complete software-configurable).

Two bicoloured LEDs integrated into the dedicated RJ-45 connector in the front panel are used to signal the LAN link, the LAN connection speed and activity status. A further bicoloured LED in front panel labelled EB displays the state of the backplane network ports.

Each device is connected by a single PCI Express lane to the PCH. Their MAC addresses (unique hardware number) are stored in dedicated FLASH/EEPROM components. The Intel Ethernet software and drivers for the i217LM and i210IT are available from Intel's World Wide Web site for download.

When managing the board by Intel Active Management Technology (iAMT), the dedicated network port to do so is accessible by the RJ45 connector GbE1 (the upper port within the front panel).

Although any of the i210 controllers support the IEEE 1588 Precision Time Protocol, the one connected to GbE2 (the lower port within the front panel) is capable to generate Pulse per Second (PPS) and Pulse per Minute (PPM) signals that may be routed to the jumper J-GP and the CompactPCI® Serial connector P1. These signals can be used to trigger events on Mezzanine Side Boards or Peripheral Boards. The following routing is possible by UEFI BIOS settings:

- Pulse per Second (PPS): J-GP Pin 1 and CompactPCI® Pin J3 (signal SATA-SCL)
- Pulse per Minute (PPM): CompactPCI® Pin H3 (signal SATA-SDO)
Serial ATA Interface (SATA)

The PC5-LARGO provides a total of eight serial ATA (SATA) ports, derived from two independent SATA controllers. A SATA controller is located within the QM87 Platform Controller Hub that holds 4 SATA interfaces and in a separate SATA host controller Marvell 88SE9230, providing four SATA ports, all 6Gbps capable.

The QM87 ports are fed to the high speed expansion connector P-HSE. This connector allows the installation of low profile expansion boards like C41-CFAST or C42-SATA to attach the popular CFast cards or Micro SATA SSDs (1.8-inch) respectively. Another mezzanine is the C47-MSATA, a carrier for two MSATA SSD modules.

The Marvell 88SE9230 is an SATA 6Gbps AHCI/RAID I/O controller connected via two PCI Express lanes (1GB/s) to the QM87. It supports hardware RAID levels 0, 1 and 10. All of its SATA ports are used to supply the CompactPCI® PlusIO SATA interfaces on the backplane or rear I/O module via the J2 UHM connector. Please note, that the CompactPCI® PlusIO specification refers to SATA data rates of 1.5Gbps and 3Gbps. EKF has tested successfully also 6G over the backplane with sample devices, but cannot guarantee this data rate under any condition. Other devices and other backplane brands/types in use may cause a different result. Hence, for optimum reliability, the Marvell SATA controller will be initialized for 3Gbps on all ports by default. The J2 backplane SATA 6Gbps configuration would be available however as a PC5-LARGO option on special request (altered content for the Marvell 88SE9230 attached SPI Flash). EKF recommends that customers validate their particular SATA 6G application thoroughly, since SATA channel data errors can decrease the performance considerably.

A LED named HD located in the front panel, signals disk activity status of any QM87 SATA devices (green) or 88SE9230 devices (yellow).

Additionally a variety of side cards is available, suitable for mounting on the PC5-LARGO in a 4HP (20.32mm) distance (resulting in 8HP front panel width for the assembly). Some of these side boards can accommodate a SATA drive, e.g. a 2.5-inch SSD.

Available for download from Intel's web site are drivers for popular operating systems, e.g. Windows® and Linux.

Drivers and software to manage the RAID configuration of the 88SE9230 (Windows® application) is provided by Marvell and can be downloaded from EKF’s website.
PCI Express® Interface

The PC5-LARGO is provided with several PCI Express (PCIe) lanes for I/O expansion. Four PCI Express Gen 2 lanes (5GT/s), originating from the QM87, are available at the backplane connector J2. Another four PCI Express lanes are provided by the Intel Core™ i7 processor to the J-PCIE connector. A small DIP switch (DS-P) located on the backside of the board are used to configure different lane widths to each of both downstream interfaces and to choose the interface transfer rate. Possible settings are:

- Single link x 4 lanes to J-PCIE
- Four links x 1 lane to J-PCIE
- 2.5GT/s or 5GT/s transfer speed

See section “Configuration PCI Express Switch (DS-P)” for details.
Universal Serial Bus (USB)

The PCS-LARGO is provided with twelve USB ports. All of them are USB 2.0 capable, but two ports, routed to front panel connectors, are also supporting the USB 3.0 SuperSpeed standard.

The USB 2.0 interfaces are distributed to the front panel (two ports), two to the expansion board interface connectors J-EXP, four to the high speed expansion connector J-HSE, and four ports are available across the backplane connector J2.

The front panel USB connectors can source a minimum of 1.5A/5V each, over-current protected by two electronic switches. Protection for the USB ports on the expansion interfaces and on the J2 PlusIO connector is located on expansion boards. The USB xHCI and two EHCI controllers handling the USB port operation at SuperSpeed, high-speed, full-speed and low-speed are integrated into the QM87 PCH.
Utility Interfaces

Besides the high speed mezzanine interface connectors P-HSE and P-PCIE, the PC5-LARGO is provided with the utility interface expansion connector socket P-EXP. This connector comprises several interfaces, which may be useful for system expansion on mezzanine cards, as an option:

- HD Audio
- LPC (Low Pin Count)
- SMBus
- 2 x USB

The SMBus is controlled by the QM87 platform controller hub. The SMBus signal lines on the P-EXP utility expansion connector can be switched on/off under software control (PCH GPIO) in order to isolate external components in case of an I²C address conflict.

The HD Audio port requires an additional audio codec, as provided e.g. on the PCS-BALLET side card.

The LPC bus presents an easy way to add legacy interfaces to the system. EKF offers a variety of mezzanine expansion boards (side cards), to be attached on top of the PC5-LARGO, featuring all classic Super-I/O functionality, for example the PCS-BALLET. Access to the connectors PS/2 (mouse, keyboard), COM, USB and audio in/out is given directly from the front panel.
Real-Time Clock

The PC5-LARGO has a time-of-day clock and 100-year calendar, integrated into the QM87 PCH. A battery on the board keeps the clock current when the computer is turned off. The PC5-LARGO uses a holder to keep a BR2032 lithium coin cell, giving an autonomy of more than 5 years. Under normal conditions, replacement should be superfluous during lifetime of the board.

Alternately a BR2032 battery can be soldered in the board when board coating or shock/vibration is an interest.

In applications were the use of a battery is not permitted, a SuperCap can be soldered instead of the battery.

SPI Flash

The UEFI and iAMT firmware is stored in flash devices with Serial Peripheral Interface (SPI). Up to 16MByte of code, firmware and user data may be stored nonvolatile in these SPI Flashes.

The SPI Flash contents can be updated by a DOS or Linux based tool. This program and the latest PC5-LARGO UEFI binary are available from the EKF website. Read carefully the enclosed instructions. If the programming procedure fails e.g. caused by a power interruption, the PC5-LARGO may no more be operable. In this case you would possibly have to send in the board, because the Flash device is directly soldered to the PCB and cannot be changed by the user.
Reset

The PC5-LARGO is provided with several supervisor circuits to monitor supply rails like the CPU core voltage, 1.5V, 3.3V or 5V.

To force a manual board reset, the PC5-LARGO offers a small tactile switch within the front panel. This push-button is indent mounted and requires a tool, e.g. a pen to be pressed, preventing from being inadvertently activated.

The handle within the front panel contains a micro switch that is used to generate a power button event. By pressing the handle's red push button a pulse is triggered. Animated GIF: www.ekf.com/c/ccpu/img/reset_400.gif

NOTE: To prevent the board to cause a power button override, the handle should be closed immediately after unlocking the front panel handle. A power button override is triggered by opening the front panel handle for at least 4 seconds, which results in bringing the board to power state S5. In case of entering this state, unlock and lock the front panel handle a 2nd time to reenter normal power state S0 again. See also section 'PG (Power Good) LED' to see how the PC5-LARGO indicates the different power states.

WARNING: The PC5-LARGO will enter the power state S5 if the front panel handle is not closed properly when the system powers up. An open handle is signalled by a yellow blinking ‘PG LED’.

The manual reset push-button and the power button functionality of the front panel handle could be passivated by BIOS settings.

An alternative (and recommended) way to generate a system reset is to activate the signal PRST# located on CompactPCI® PlusIO connector J2 pin C17. Pulling this signal to GND will have the same effect as to push the tactile reset switch.

The healthy state of the PC5-LARGO is indicated by the LED PG (Power Good) located in the front panel. This bicoloured LED signals different states of the board (see section below). As soon as this LED begins to lite green, all power voltages are within their specifications and the reset signal has been deasserted.
Watchdog

An important reliability feature is a software programmable watchdog function. The PC5-LARGO contains two of these watchdogs. One is part of the QM87 PCH and also known as TCO Watchdog. A detailed description is given in the QM87 data sheet. Operating systems like Linux offer a driver interface to the TCO watchdog.

The behaviour of the 2nd watchdog is defined within a PLD of the PC5-LARGO, which activates/deactivates the watchdog and controls its time-out period. The time-out delay is adjustable in the steps 2, 10, 50 and 255 seconds. After alerting the WD and programming the time-out value, the related software (e.g. application program) must trigger the watchdog periodically. For details on programming the watchdog see section ”Board Control and Status Register (BCSR)”.

This watchdog is in a passive state after a system reset. There is no need to trigger it at boot time. The watchdog is activated on the first trigger request. If the duration between two trigger requests exceeds the programmed period, the watchdog times out and a full system reset will be generated. The watchdog remains in the active state until the next system reset. There is no way to disable it once it has been put on alert, whereas it is possible to reprogram its time-out value at any time.
Front Panel LEDs

The PC5-LARGO is equipped with four LEDs which can be observed from the front panel. Three of these LEDs are labelled according to their primary meaning, but should be interpreted altogether for system diagnosis:

<table>
<thead>
<tr>
<th>LED</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>PG Green/Red</td>
<td>GP Green/Red</td>
</tr>
<tr>
<td>OFF</td>
<td>GREEN</td>
</tr>
<tr>
<td>OFF</td>
<td>GREEN</td>
</tr>
<tr>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>GREEN</td>
<td>RED BLINK</td>
</tr>
<tr>
<td>GREEN</td>
<td>X</td>
</tr>
<tr>
<td>YELLOW BLINK</td>
<td>X</td>
</tr>
<tr>
<td>RED</td>
<td>X</td>
</tr>
<tr>
<td>RED BLINK</td>
<td>X</td>
</tr>
</tbody>
</table>

**PG (Power Good) LED**

The PC5-LARGO offers a bicolour LED labelled PG located within the front panel. After system reset, this LED defaults to signal different power states:

- Off  Sleep state S3, S4 or S5
- Green Healthy
- Yellow blink Front panel handle open
- Red steady Hardware failure
- Red blink Software failure

To enter the PG LED state *Software Failure*, the bit PGLED in the board control register CTRLL_REG must be set. The PG LED remains in this red blinking state until this bit is cleared. After that it falls back to its default function.
GP (General Purpose) LED

This programmable bicolour LED can be observed from the PC5-LARGO front panel. The status of the red part within the LED is controlled by the GPIO18 of the PCH QM87. Setting GPIO18 to “1” will switch on the red LED. Turning on or off the green LED is done by setting the bit GPLED in the board control register CTRLH_REG.

The GP LED is not dedicated to any particular hardware or firmware function with exception of special power states of the LED PG as described above. Nevertheless, a red blinking GP LED is an indication that the BIOS code couldn't start.

While the CPU card is controlled by the BIOS firmware, the GP LED is used to signal board status information during POST (Power On Self Test). After successful operating system boot, the GP LED may be freely used by customer software. For details please refer to www.ekf.com/p/pc5/firmware/biosinfo.txt.

HD (Hard Disk Activity) LED

The PC5-LARGO offers a bicoloured LED marked as HD placed within the front panel. This LED, when blinking green, signals activity on any device attached to the SATA ports of the QM87.

The yellow part of the HD LED shows activity on any of the 88SE9230 SATA ports.

As previously described, the green part of this LED may change its function dependent on the state of the LED PG.
EB (Ethernet Backplane) LED

To monitor the link status and activity on both Ethernet ports attached to the backplane via the CompactPCI® PlusIO connector J2 a single bicoloured LED is provided in the front panel. The states are decoded as follows:

<table>
<thead>
<tr>
<th>1_ETH</th>
<th>2_ETH</th>
<th>LED EB</th>
</tr>
</thead>
<tbody>
<tr>
<td>no link</td>
<td>no link</td>
<td>OFF</td>
</tr>
<tr>
<td>link</td>
<td>no link</td>
<td>GREEN</td>
</tr>
<tr>
<td>no link</td>
<td>link</td>
<td>YELLOW</td>
</tr>
<tr>
<td>link</td>
<td>link</td>
<td>GREEN/YELLOW</td>
</tr>
</tbody>
</table>

Blinking of the LED EB in the appropriate colour means that there is activity on the port.
Hot Swap Detection

The CompactPCI® specification added the signal ENUM# to the PCI bus to allow board hot swapping. This signal is routed to a GPIO (GPIO3 QM87 PCH). An interrupt can be requested, if ENUM# changes, caused by insertion or removal of a peripheral board.

Note that the PC5-LARGO itself is not a hot swap device, because it makes no sense to remove the system controller from a CompactPCI® system. However, it is capable to recognize the hot swap of peripheral boards and to start software that is performing any necessary system reconfiguration.

Power Supply Status (PWR_FAIL#)

Power supply failures may be detected before the system crashes down by monitoring the signals DEG# or FAL#. These active low lines are additions to the CompactPCI® specification and may be driven by the power supply. DEG# signals the degrading of the supply voltages, FAL# there possible failure. On the PC5-LARGO DEG# is tied to VCC and FAL# is routed to QM87 PCH GPIO4.
Mezzanine Side Board Options

The PC5-LARGO is provided with several stacking connectors for attachment of a mezzanine expansion module (aka side board), suitable for a variety of readily available mezzanine cards (please refer to www.ekf.com/c/ccpu/mezz_owv.pdf for a more comprehensive overview). EKF furthermore offers custom specific development of side boards (please contact sales@ekf.de).

Most mezzanine expansion modules require an assembly height of 8HP in total, together with the CPU carrier board (resulting from two cards at 4HP pitch each). In addition, cropped low profile mass storage mezzanine modules can be attached to J-HSE, which maintain the 4HP envelope, for extremely compact systems. Furthermore these small size modules may be combined with some of the full-size expansion boards (that means an assembly comprised of three PCBs in total).
Sample Low Profile Mezzanine Module 4HP Assembly

Sample Mezzanine Side Card 8HP Assembly
<table>
<thead>
<tr>
<th>P-EXP</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>I/F Type</strong></td>
<td><strong>Controller</strong></td>
</tr>
<tr>
<td>LPC (Low Pin Count)</td>
<td>PCH</td>
</tr>
<tr>
<td>HD Audio</td>
<td>PCH</td>
</tr>
<tr>
<td>SMBus</td>
<td>PCH (buffered)</td>
</tr>
<tr>
<td>2 x USB 2.0</td>
<td>PCH</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>P-HSE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>I/F Type</strong></td>
<td><strong>Controller</strong></td>
</tr>
<tr>
<td>SATA1, SATA2, SATA3, SATA4</td>
<td>PCH</td>
</tr>
<tr>
<td>4 x USB 2.0</td>
<td>PCH</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>P-PCIE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>I/F Type</strong></td>
<td><strong>Controller</strong></td>
</tr>
<tr>
<td>PCI Express® Gen2 1x4 or 4x1</td>
<td>PE Switch</td>
</tr>
</tbody>
</table>
CompactPCI® PlusIO

CompactPCI® PlusIO (PICMG® 2.30) is a standard for rear I/O across J2. High speed signal lines (PCI Express®, SATA, Gigabit Ethernet and USB) are passed from the PC5-LARGO through the special UHM J2 connector to the backplane, for usage either with a PlusIO rear I/O transition module, or CompactPCI® Serial card slots.

CompactPCI® Serial (PICMG® CPCIS.0) defines a completely new card slot, based on PCI Express®, SATA, Gigabit Ethernet and USB serial data lines. On a hybrid backplane, both card styles can reside, CompactPCI® and CompactPCI® Serial, with the PC5-LARGO in the middle as controller for both backplane segments.

The PC5-LARGO can be used in any system with a CompactPCI® PlusIO backplane according to the PICMG® 2.30 specification. Hybrid backplanes allow the configuration of systems with CompactPCI® Serial slots in addition to classic CompactPCI® boards.

As an alternate to a hybrid backplane, the PC5-LARGO can be combined with a CompactPCI® PlusIO rear I/O transition module.
Warning:

Do not operate the standard PC5-LARGO in systems with a 64-bit CompactPCI® backplane. The J2/P2 pin assignment of a 64-bit CPCI backplane differs substantially from a CompactPCI® PlusIO backplane, which will result in a short circuit situation on several pins, causing permanent damage to the PC5-LARGO. For use together with a 64-bit CompactPCI® classic backplane, special PC5-LARGO versions are available on customer request, however supporting only 32-bit peripheral cards. The use of 64-bit CompactPCI® classic peripheral boards may cause problems.
PC5-LARGO • CompactPCI® PlusIO • 5th Generation Intel® Core™-5xxx Processor

CompactPCI® PlusIO Rack

Small CompactPCI® PlusIO Box
Installing and Replacing Components

Before You Begin

Warnings

The procedures in this chapter assume familiarity with the general terminology associated with industrial electronics and with safety practices and regulatory compliance required for using and modifying electronic equipment. Disconnect the system from its power source and from any modems before performing any of the procedures described in this chapter. Failure to disconnect power, or telecommunication links before you open the system or perform any procedures can result in personal injury or equipment damage. Some parts of the system can continue to operate even though the power switch is in its off state.

Caution

Electrostatic discharge (ESD) can damage components. Perform the procedures described in this chapter only at an ESD workstation. If such a station is not available, you can provide some ESD protection by wearing an antistatic wrist strap and attaching it to a metal part of the system chassis or board front panel. Store the board only in its original ESD protected packaging. Retain the original packaging (antistatic bag and antistatic box) in case of returning the board to EKF for repair.
Installing the Board

Warning

This procedure should be done only by qualified technical personnel. Disconnect the system from its power source before doing the procedures described here. Failure to disconnect power, or telecommunication links before you open the system or perform any procedures can result in personal injury or equipment damage.

Typically you will perform the following steps:

- Switch off the system, remove the AC power cord
- Attach your antistatic wrist strap to a metallic part of the system
- Remove the board packaging, be sure to touch the board only at the front panel
- Identify the related CompactPCI® slot (peripheral slot for I/O boards, system slot for CPU boards, with the system slot typically most right or most left to the backplane)
- Insert card carefully (be sure not to damage components mounted on the bottom side of the board by scratching neighboured front panels)
- A card with onboard connectors requires attachment of associated cabling now
- Lock the ejector lever, fix screws at the front panel (top/bottom)
- Retain original packaging in case of return
Removing the Board

Warning

This procedure should be done only by qualified technical personnel. Disconnect the system from its power source before doing the procedures described here. Failure to disconnect power, or telecommunication links before you open the system or perform any procedures can result in personal injury or equipment damage.

Typically you will perform the following steps:

- Switch off the system, remove the AC power cord
- Attach your antistatic wrist strap to a metallic part of the system
- Identify the board, be sure to touch the board only at the front panel
- Unfasten both front panel screws (top/bottom), unlock the ejector lever
- Remove any onboard cabling assembly
- Activate the ejector lever
- Remove the card carefully (be sure not to damage components mounted on the bottom side of the board by scratching neighboured front panels)
- Store board in the original packaging, do not touch any components, hold the board at the front panel only

Warning

Do not expose the card to fire. Battery cells and other components could explode and cause personal injury.
EMC Recommendations

In order to comply with the CE regulations for EMC, it is mandatory to observe the following rules:

- The chassis or rack including other boards in use must comply entirely with CE
- Close all board slots not in use with a blind front panel
- Front panels must be fastened by built-in screws
- Cover any unused front panel mounted connector with a shielding cap
- External communications cable assemblies must be shielded (shield connected only at one end of the cable)
- Use ferrite beads for cabling wherever appropriate
- Some connectors may require additional isolating parts

Recommended Accessories

<table>
<thead>
<tr>
<th>Blind CPCI Front Panels</th>
<th>EKF Elektronik</th>
<th>Widths currently available (1HP = 5.08mm): with handle 4HP/8HP without handle 2HP/4HP/8HP/10HP/12HP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ferrit Bead Filters</td>
<td>Ask EKF</td>
<td></td>
</tr>
<tr>
<td>Metal Shielding Caps</td>
<td>Ask EKF</td>
<td></td>
</tr>
</tbody>
</table>
Replacement of the Battery

When your system is turned off, a battery maintains the voltage to run the time-of-day clock and to keep the values in the CMOS RAM. The battery should last during the lifetime of the PC5-LARGO.

However, some versions of PC5-LARGO are delivered with a battery holder which makes it possible for the user to replace the coin cell. Use a BR2032 cell as replacement part to ensure an extended temperature range. Be careful when removing the old cell and inserting the new one.

For boards with a soldered battery the old battery must be desoldered, and the new one soldered. We suggest that you send back the board to EKF for battery replacement.

Warning

Danger of explosion if the battery is incorrectly replaced or shorted. Replace only with the same or equivalent type. Do not expose a battery to fire.
### Local PCI Devices

The following table shows the on-board PCI devices and their location within the PCI configuration space. Several devices are part of the processor and platform controller hub QM87.

<table>
<thead>
<tr>
<th>Bus #</th>
<th>Device #</th>
<th>Function #</th>
<th>Vendor ID</th>
<th>Device ID</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0x8086</td>
<td>0x0C04</td>
<td>Processor Host Bridge/DRAM Controller</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0x8086</td>
<td>0x0C01</td>
<td>Processor PCI Express Controller</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0x8086</td>
<td>0x0C05</td>
<td>Processor PCI Express Controller</td>
</tr>
<tr>
<td>0</td>
<td>2</td>
<td>0</td>
<td>0x8086</td>
<td>0x0416</td>
<td>Processor Integrated Graphics Device</td>
</tr>
<tr>
<td>0</td>
<td>3</td>
<td>0</td>
<td>0x8086</td>
<td>0x0C0C</td>
<td>Audio Controller</td>
</tr>
<tr>
<td>0</td>
<td>20</td>
<td>0</td>
<td>0x8086</td>
<td>0x8C31</td>
<td>USB xHCI Controller</td>
</tr>
<tr>
<td>0</td>
<td>22</td>
<td>0</td>
<td>0x8086</td>
<td>0x8C3A</td>
<td>Intel ME Interface #1</td>
</tr>
<tr>
<td>0</td>
<td>22</td>
<td>1</td>
<td>0x8086</td>
<td>0x8C3B</td>
<td>Intel ME Interface #2</td>
</tr>
<tr>
<td>0</td>
<td>22</td>
<td>2</td>
<td>0x8086</td>
<td>0x8C3C</td>
<td>Intel ME IDE Redirection</td>
</tr>
<tr>
<td>0</td>
<td>22</td>
<td>3</td>
<td>0x8086</td>
<td>0x8C3D</td>
<td>Intel ME Keyboard Text Redirection</td>
</tr>
<tr>
<td>0</td>
<td>25</td>
<td>0</td>
<td>0x8086</td>
<td>0x153A</td>
<td>PCH Gigabit LAN NC1 (i217LM)</td>
</tr>
<tr>
<td>0</td>
<td>26</td>
<td>0</td>
<td>0x8086</td>
<td>0x8C2D</td>
<td>USB EHCI Controller #2</td>
</tr>
<tr>
<td>0</td>
<td>26</td>
<td>2</td>
<td>0x8086</td>
<td>0x8C26</td>
<td>USB EHCI Controller #1</td>
</tr>
<tr>
<td>0</td>
<td>27</td>
<td>0</td>
<td>0x8086</td>
<td>0x8C20</td>
<td>Intel High Definition Audio Controller</td>
</tr>
<tr>
<td>0</td>
<td>28</td>
<td>0</td>
<td>0x8086</td>
<td>0x8C10</td>
<td>PCH PCI Express Port 1</td>
</tr>
<tr>
<td>0</td>
<td>28</td>
<td>3</td>
<td>0x8086</td>
<td>0x8C16</td>
<td>PCH PCI Express Port 4</td>
</tr>
<tr>
<td>0</td>
<td>28</td>
<td>4</td>
<td>0x8086</td>
<td>0x8C18</td>
<td>PCH PCI Express Port 5</td>
</tr>
<tr>
<td>0</td>
<td>29</td>
<td>0</td>
<td>0x8086</td>
<td>0x8C26</td>
<td>USB EHCI Controller #1</td>
</tr>
<tr>
<td>0</td>
<td>31</td>
<td>0</td>
<td>0x8086</td>
<td>0x8C4F</td>
<td>LPC Bridge</td>
</tr>
<tr>
<td>0</td>
<td>31</td>
<td>2</td>
<td>0x8086</td>
<td>0x8C01</td>
<td>SATA: Non-AHCI/Non-RAID (Ports 0-3) 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0x8C03</td>
<td>SATA: AHCI Mode 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0x1E07</td>
<td>SATA: RAID Capable 2)</td>
</tr>
<tr>
<td>0</td>
<td>31</td>
<td>3</td>
<td>0x8086</td>
<td>0x8C22</td>
<td>SMBus Controller</td>
</tr>
<tr>
<td>0</td>
<td>31</td>
<td>4</td>
<td>0x8086</td>
<td>0x8C09</td>
<td>SATA: Non-AHCI/Non-RAID (Ports 4/5)</td>
</tr>
<tr>
<td>0</td>
<td>31</td>
<td>6</td>
<td>0x8086</td>
<td>0x8C24</td>
<td>Thermal Controller</td>
</tr>
<tr>
<td>1 3)</td>
<td>00</td>
<td>0</td>
<td>0x1B48</td>
<td>0x9230</td>
<td>SATA Host Controller (88SE9230)</td>
</tr>
<tr>
<td>2 3)</td>
<td>00</td>
<td>0</td>
<td>0x8086</td>
<td>0x157B</td>
<td>Ethernet Controller NC2 (i210IT)</td>
</tr>
<tr>
<td>3 3)</td>
<td>00</td>
<td>0</td>
<td>0x1085</td>
<td>0x8618</td>
<td>PCIe Switch Root Port (PEX8618)</td>
</tr>
<tr>
<td>4 3)</td>
<td>01,02,04</td>
<td>0</td>
<td>0x1085</td>
<td>0x8618</td>
<td>PCIe Switch Downstream Ports (PEX8618)</td>
</tr>
<tr>
<td>5 3)</td>
<td>00</td>
<td>0</td>
<td>0x8086</td>
<td>0x157B</td>
<td>Ethernet Controller NC3 (i210IT)</td>
</tr>
<tr>
<td>6 3)</td>
<td>00</td>
<td>0</td>
<td>0x8086</td>
<td>0x157B</td>
<td>Ethernet Controller NC4 (i210IT)</td>
</tr>
</tbody>
</table>

1) Depends on BIOS settings.  
2) Depending on BIOS settings different RAID modes may lead to other Device IDs.  
3) Bus number can vary depending on the PCI enumeration schema implemented in BIOS.
Local SMB Devices

The PCS-LARGO contains devices that are attached to the System Management Bus (SMBus). These are the SPD EEPROMs for the on-board memory or the possibly plugged SODIMM, a general purpose serial EEPROM, a supply voltage/temperature controlling device and a set of board control and status registers. Additional devices may be connected to the SMBus via the CompactPCI® Serial backplane signals I²C_SCL (P1 B2) and I²C_SDA (P1 B3), or pins 29/30 of the mezzanine expansion connector P-EXP.

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x58</td>
<td>Hardware Monitor/Memory Down Temperature Sensor (LM87)</td>
</tr>
<tr>
<td>0x5C</td>
<td>Board Control/Status</td>
</tr>
<tr>
<td>0xA0</td>
<td>SPD of On-board Memory</td>
</tr>
<tr>
<td>0xA4</td>
<td>SPD of SODIMM</td>
</tr>
<tr>
<td>0xAE</td>
<td>General Purpose EEPROM</td>
</tr>
</tbody>
</table>
Hardware Monitor LM87

Attached to the SMBus, the PC5-LARGO is provided with a hardware monitor (LM87). This device is capable to observe the board and on-board memory temperatures, as well as several supply voltage rails with a resolution of 8 bit. The following table shows the mapping of the voltage inputs of the LM87 to the corresponding supply voltages of the PC5-LARGO:

<table>
<thead>
<tr>
<th>Input</th>
<th>Source</th>
<th>Resolution [mV]</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIN1</td>
<td>Processor Core Voltage</td>
<td>9.8</td>
<td>0x28</td>
</tr>
<tr>
<td>AIN2</td>
<td>+1.5V</td>
<td>9.8</td>
<td>0x29</td>
</tr>
<tr>
<td>VCCP1</td>
<td>+1.35V DDR Voltage</td>
<td>14.1</td>
<td>0x21</td>
</tr>
<tr>
<td>VCCP2/D2-</td>
<td>+1.8V</td>
<td>14.1</td>
<td>0x25</td>
</tr>
<tr>
<td>+2.5V/D2+</td>
<td>+1.05V</td>
<td>13</td>
<td>0x20</td>
</tr>
<tr>
<td>+3.3V</td>
<td>+3.3V</td>
<td>17.2</td>
<td>0x22</td>
</tr>
<tr>
<td>+5V</td>
<td>+5V</td>
<td>26</td>
<td>0x23</td>
</tr>
<tr>
<td>+12V</td>
<td>+10V</td>
<td>62.5</td>
<td>0x24</td>
</tr>
</tbody>
</table>

Beside the continuous measuring of temperatures and voltages the LM87 may compare these values against programmable upper and lower boundaries. As soon as a measurement violates the allowed value range, the LM87 can request an interrupt via the GPI13 input of the QM87 PCH (which may result in a system management interrupt).
Board Control and Status Registers (BCSR)

A set of board control and status registers allow to program special features on the PC5-LARGO:

- Assert a full reset
- Control activity of front panel reset and power event button
- Program time-outs and trigger a watchdog
- Get access to two LEDs in the front panel
- Get power fail and watchdog status of last board reset

The register set consists of five registers located on the SMBus at Device ID=0x5c on the following addresses:

- 0xA0: CMD_CTRL0_WR: Write to Control Register 0 (Write-Only)
- 0xA1: CMD_CTRL0_RD: Read from Control Register 0 (Read-Only)
- 0xB0: CMD_STAT0_WR: Write to Status Register 0 (Write-Clear)
- 0xB1: CMD_STAT0_RD: Read from Status Register 0 (Read-Only)
- 0xB2: CMD_STAT1_WR: Write to Status Register 1 (Write-Clear)
- 0xB3: CMD_STAT1_RD: Read from Status Register 1 (Read-Only)
- 0xC1: CMD_PLDREV_RD: Read from PLD Revision Register (Read-Only)

To prevent misfunction accesses to the registers should be done by SMBus “Byte Data” commands. Further writes to read-only or reads to write-only registers should be omitted.
Write/Read Control Register 0

Write: SMBus Address 0xA0
Read: SMBus Address 0xA1

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description CMD_CTRL0</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td><strong>GPLED</strong></td>
</tr>
<tr>
<td></td>
<td>0=Green part of the front panel LED GP is off (Default)</td>
</tr>
<tr>
<td></td>
<td>1=Green part of the front panel LED GP is on</td>
</tr>
<tr>
<td>6</td>
<td><strong>FPDIS</strong></td>
</tr>
<tr>
<td></td>
<td>0=Enable the front panel handle switch (Default)</td>
</tr>
<tr>
<td></td>
<td>1=Disable the front panel handle switch</td>
</tr>
<tr>
<td>5</td>
<td><strong>FERP#</strong></td>
</tr>
<tr>
<td></td>
<td>0=The front panel handle switch generates a power event (Default)</td>
</tr>
<tr>
<td></td>
<td>1=The front panel handle switch generates a system reset</td>
</tr>
<tr>
<td>4:3</td>
<td><strong>WDGT0:WDGT1</strong></td>
</tr>
<tr>
<td></td>
<td>Maximum Watchdog retrigger time:</td>
</tr>
<tr>
<td></td>
<td>0:0 2 sec</td>
</tr>
<tr>
<td></td>
<td>1:0 10 sec</td>
</tr>
<tr>
<td></td>
<td>0:1 50 sec</td>
</tr>
<tr>
<td></td>
<td>1:1 250 sec</td>
</tr>
<tr>
<td>2</td>
<td><strong>WDGTRG</strong></td>
</tr>
<tr>
<td></td>
<td>Retrigger Watchdog. Any change of this bit will retrigger the watchdog.</td>
</tr>
<tr>
<td></td>
<td>After a system reset the watchdog is in an inactive state. The watchdog is armed on the 1st edge of this bit.</td>
</tr>
<tr>
<td>1</td>
<td><strong>PGLED</strong></td>
</tr>
<tr>
<td></td>
<td>0=Red part of the front panel LED PG is off (Default)</td>
</tr>
<tr>
<td></td>
<td>1=Red part of the front panel LED PG is blinking</td>
</tr>
<tr>
<td>0</td>
<td><strong>SRES</strong></td>
</tr>
<tr>
<td></td>
<td>0=Normal operation (Default)</td>
</tr>
<tr>
<td></td>
<td>1=A full system reset is performed</td>
</tr>
</tbody>
</table>
Read/Clear Status Register 0

Write: SMBus Address 0xB0
Read: SMBus Address 0xB1

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>CMD_STAT0</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>PF18S</td>
<td>0=Normal operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1=Last system reset may be caused by a power failure of the +V1.8S voltage regulator</td>
</tr>
<tr>
<td>6</td>
<td>PF15S</td>
<td>0=Normal operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1=Last system reset may be caused by a power failure of the +V1.5S voltage regulator</td>
</tr>
<tr>
<td>5</td>
<td>PF135S</td>
<td>0=Normal operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1=Last system reset may be caused by a power failure of the +V1.35S voltage regulator</td>
</tr>
<tr>
<td>4</td>
<td>RESERVED</td>
<td>Always read as 0</td>
</tr>
<tr>
<td>3</td>
<td>PF105M</td>
<td>0=Normal operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1=Last system reset may be caused by a power failure of the +V1.05M voltage regulator</td>
</tr>
<tr>
<td>2</td>
<td>PF105S</td>
<td>0=Normal operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1=Last system reset may be caused by a power failure of the +V1.05S voltage regulator</td>
</tr>
<tr>
<td>1</td>
<td>RESERVED</td>
<td>Always read as 0</td>
</tr>
<tr>
<td>0</td>
<td>PFVRC</td>
<td>0=Normal operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1=Last system reset may be caused by a power failure of the CPU voltage regulator</td>
</tr>
</tbody>
</table>

The bits in this register are sticky, i.e. their state will be kept even if a system reset occurs. To clear the bits a write to the register with arbitrary data may be performed.
Read/Clear Status Register 1

Write: SMBus Address 0xB2  
Read: SMBus Address 0xB3

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description CMD_STAT1</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>WDGARMD</td>
</tr>
<tr>
<td></td>
<td>0 = Normal operation</td>
</tr>
<tr>
<td></td>
<td>1 = The watchdog is armed and has to be retriggered within its time-out period</td>
</tr>
<tr>
<td>6</td>
<td>WDGRT</td>
</tr>
<tr>
<td></td>
<td>0 = Normal operation</td>
</tr>
<tr>
<td></td>
<td>1 = Last system reset may be caused by a watchdog time-out</td>
</tr>
<tr>
<td>5</td>
<td>WDGHT</td>
</tr>
<tr>
<td></td>
<td>0 = Normal operation</td>
</tr>
<tr>
<td></td>
<td>1 = The watchdog already has elapsed half of its time-out period</td>
</tr>
<tr>
<td>4</td>
<td>PF5PS</td>
</tr>
<tr>
<td></td>
<td>0 = Normal operation</td>
</tr>
<tr>
<td></td>
<td>1 = Last system reset may be caused by a power failure of the +V5PS voltage regulator</td>
</tr>
<tr>
<td>3</td>
<td>PF5S</td>
</tr>
<tr>
<td></td>
<td>0 = Normal operation</td>
</tr>
<tr>
<td></td>
<td>1 = Last system reset may be caused by a power failure of the +V5S voltage regulator</td>
</tr>
<tr>
<td>2</td>
<td>PF33M</td>
</tr>
<tr>
<td></td>
<td>0 = Normal operation</td>
</tr>
<tr>
<td></td>
<td>1 = Last system reset may be caused by a power failure of the +V3.3M voltage regulator</td>
</tr>
<tr>
<td>1</td>
<td>PF33A</td>
</tr>
<tr>
<td></td>
<td>0 = Normal operation</td>
</tr>
<tr>
<td></td>
<td>1 = Last system reset may be caused by a power failure of the +V3.3A voltage regulator</td>
</tr>
<tr>
<td>0</td>
<td>PF33S</td>
</tr>
<tr>
<td></td>
<td>0 = Normal operation</td>
</tr>
<tr>
<td></td>
<td>1 = Last system reset may be caused by a power failure of the +V3.3S voltage regulator</td>
</tr>
</tbody>
</table>

Except of WDGHT and WDGARMD the bits in this register are sticky, i.e. their state will be kept even if a system reset occurs. To clear the bits a write to the register with arbitrary data may be performed.
Read PLD Revision Register

Write: Not allowed
Read: SMBus Address 0xC1

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description CMD_PLDREV</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>PLDREV</td>
</tr>
</tbody>
</table>
<pre><code>| Read PLD Revision Number |
</code></pre>
## GPIO Usage QM87 PCH

<table>
<thead>
<tr>
<th>GPIO</th>
<th>Type</th>
<th>Voltage</th>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>I</td>
<td>+V3.3S</td>
<td>THRM_ALERT#</td>
<td>Monitoring of processor PROCHOT#</td>
</tr>
<tr>
<td>1</td>
<td>I</td>
<td>+V3.3S</td>
<td>EXP_SMI#</td>
<td>Expansion Interface SMI Request (P-EXP Pin 15)</td>
</tr>
<tr>
<td>2</td>
<td>I</td>
<td>+V3.3S</td>
<td>CPCI_INTP</td>
<td>CompactPCI Interrupt Request Line CPCI_INTP</td>
</tr>
<tr>
<td>3</td>
<td>I</td>
<td>+V3.3S</td>
<td>CPCI_ENUM#</td>
<td>CompactPCI System Enumeration Line ENUM#</td>
</tr>
<tr>
<td>4</td>
<td>I</td>
<td>+V3.3S</td>
<td>CPCI_PS_FAL_ON#</td>
<td>CompactPCI Power Failure Line CPCI_FAL#/PS_ON#</td>
</tr>
<tr>
<td>5</td>
<td>I</td>
<td>+V3.3S</td>
<td>PM_MEMTS#</td>
<td>Memory Thermal Sensor Event</td>
</tr>
<tr>
<td>6</td>
<td>I</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistor to GND)</td>
</tr>
<tr>
<td>7</td>
<td>I</td>
<td>+V3.3S</td>
<td>GP_JUMP#</td>
<td>Reset UEFI BIOS Setup to Factory Defaults, Jumper J-GP</td>
</tr>
<tr>
<td>8</td>
<td>O</td>
<td>+V3.3A</td>
<td>CPCI_SYSEN_#</td>
<td>Sense CompactPCI® System Slot Enable Line SYSEN#</td>
</tr>
<tr>
<td>9</td>
<td>I</td>
<td>+V3.3A</td>
<td>USB_OC5#</td>
<td>USB P-HSE Port 2 Overcurrent Detect</td>
</tr>
<tr>
<td>10</td>
<td>I</td>
<td>+V3.3A</td>
<td>USB_OC6#</td>
<td>USB P-HSE Port 3 or 4 Overcurrent Detect</td>
</tr>
<tr>
<td>11</td>
<td>I</td>
<td>+V3.3A</td>
<td>NV-GP1</td>
<td>Non-Volatile Jumper</td>
</tr>
<tr>
<td>12</td>
<td>O</td>
<td>+V3.3A</td>
<td>NC1_ENABLE</td>
<td>Enable Ethernet Controller NC1</td>
</tr>
<tr>
<td>13</td>
<td>I</td>
<td>+V3.3A</td>
<td>HM_INT#</td>
<td>Hardware Monitor LM87 Interrupt Line</td>
</tr>
<tr>
<td>14</td>
<td>I</td>
<td>+V3.3A</td>
<td>USB_OC7#</td>
<td>USB P-EXP Port 1 or 2 Overcurrent Detect</td>
</tr>
<tr>
<td>15</td>
<td>O</td>
<td>+V3.3A</td>
<td>N/A</td>
<td>Not connected on PC5</td>
</tr>
<tr>
<td>16</td>
<td>O</td>
<td>+V3.3S</td>
<td>SE_SYS_WP</td>
<td>General Purpose Serial EEPROM Write Protection</td>
</tr>
<tr>
<td>17</td>
<td>I</td>
<td>+V3.3S</td>
<td>PPSM_EN</td>
<td>Connect IEEE 1588 PPS/PPM to J-GP and CompactPCI® J2 LOW: PPS/PPM disconnected from J-GP and J2 HIGH: PPS/PPM connected to J-GP and J2</td>
</tr>
<tr>
<td>18</td>
<td>O</td>
<td>+V3.3S</td>
<td>GP_LED_RED</td>
<td>General Purpose Red LED Control (via PLD)</td>
</tr>
<tr>
<td>19</td>
<td>I</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>One of the Config Straps for boot device selection, pulled to +V3.3S..</td>
</tr>
<tr>
<td>20</td>
<td>I</td>
<td>+V3.3S</td>
<td>PCIE_CLK_REQ2#</td>
<td>CompactPCI® PlusIO Clock Request (CLKOE_4J2#)</td>
</tr>
<tr>
<td>21</td>
<td>I</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistor to GND)</td>
</tr>
<tr>
<td>22</td>
<td>O</td>
<td>+V3.3S</td>
<td>SGPIO_CLOCK</td>
<td>CompactPCI PlusIO GPIO Bus CLOCK (J2_ SATA_SCL)</td>
</tr>
<tr>
<td>23</td>
<td>I</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>Not connected on PC5</td>
</tr>
<tr>
<td>24</td>
<td>O</td>
<td>+V3.3A</td>
<td>USB_POWEN1#</td>
<td>USB Front Panel Right Port Power Enable</td>
</tr>
<tr>
<td>25</td>
<td>I</td>
<td>+V3.3A</td>
<td>PCIE_CLK_REQ3#</td>
<td>CompactPCI® PlusIO Clock Request (CLKOE_1J2#)</td>
</tr>
<tr>
<td>26</td>
<td>I</td>
<td>+V3.3A</td>
<td>PCIE_CLK_REQ4#</td>
<td>Clock Request received from internal PCIe Switch</td>
</tr>
<tr>
<td>27</td>
<td>I</td>
<td>+V3.3A</td>
<td>NC1_WAKE#</td>
<td>Ethernet Controller NC1 WAKE#</td>
</tr>
<tr>
<td>28</td>
<td>O</td>
<td>+V3.3A</td>
<td>USB_POWEN2#</td>
<td>USB Front Panel Left Port Power Enable</td>
</tr>
<tr>
<td>GPIO</td>
<td>Type</td>
<td>Voltage ¹)</td>
<td>Function</td>
<td>Description</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>------------</td>
<td>----------</td>
<td>-------------</td>
</tr>
<tr>
<td>29</td>
<td>O</td>
<td>+V3.3A</td>
<td>N/A</td>
<td>Not connected on PC5</td>
</tr>
<tr>
<td>30-31</td>
<td>I</td>
<td>+V3.3A</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistors to +3.3V)</td>
</tr>
<tr>
<td>32</td>
<td>I</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistor to +3.3V)</td>
</tr>
<tr>
<td>33</td>
<td>O</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>Not connected on PC5</td>
</tr>
<tr>
<td>34</td>
<td>O</td>
<td>+V3.3S</td>
<td>EXP_SMB_EN</td>
<td>Connect SMBus on P-EXP to local SMBus&lt;br&gt;LOW: P-EXP disconnected from SMBus&lt;br&gt;HIGH: P-EXP connected to SMBus</td>
</tr>
<tr>
<td>35</td>
<td>O</td>
<td>+V3.3S</td>
<td>CPCI_SMB_EN</td>
<td>Connect SMBus on CompactPCI PlusIO to local SMBus&lt;br&gt;LOW: CPCI Backplane disconnected from SMBus&lt;br&gt;HIGH: CPCI Backplane connected to SMBus</td>
</tr>
<tr>
<td>36</td>
<td>I</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistor to GND)</td>
</tr>
<tr>
<td>37</td>
<td>I</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistor to +3.3V)</td>
</tr>
<tr>
<td>38</td>
<td>O</td>
<td>+V3.3S</td>
<td>SGPIO_LOAD</td>
<td>CompactPCI PlusIO GPIO Bus LOAD (J2_SATA_SCL)</td>
</tr>
<tr>
<td>39</td>
<td>O</td>
<td>+V3.3S</td>
<td>SGPIO_OUT</td>
<td>CompactPCI PlusIO GPIO Bus DATAOUT (J2_SATA_SDO)</td>
</tr>
<tr>
<td>40</td>
<td>I</td>
<td>+V3.3A</td>
<td>USB_OC1#</td>
<td>USB Front Panel Left Port Overcurrent Detect</td>
</tr>
<tr>
<td>41</td>
<td>O</td>
<td>+V3.3A</td>
<td>ENABLE_NC3</td>
<td>Enable Ethernet Controller NC3</td>
</tr>
<tr>
<td>42</td>
<td>O</td>
<td>+V3.3A</td>
<td>ENABLE_NC4</td>
<td>Enable Ethernet Controller NC4</td>
</tr>
<tr>
<td>43</td>
<td>I</td>
<td>+V3.3A</td>
<td>USB_OC4#</td>
<td>USB P-HSE Port 1 Overcurrent Detect</td>
</tr>
<tr>
<td>44</td>
<td>I</td>
<td>+V3.3A</td>
<td>PCIE_CLK_REQ5#</td>
<td>CompactPCI® PlusIO Clock Request (CLKOE_3J2#)</td>
</tr>
<tr>
<td>45</td>
<td>I</td>
<td>+V3.3A</td>
<td>PCIE_CLK_REQ6#</td>
<td>CompactPCI® PlusIO Clock Request (CLKOE_2J2#)</td>
</tr>
<tr>
<td>46</td>
<td>I</td>
<td>+V3.3A</td>
<td>PCIE_CLK_REQ7#</td>
<td>Clock Request received from PCIe to PCI bridge for J1</td>
</tr>
<tr>
<td>47</td>
<td>I</td>
<td>+V3.3A</td>
<td>PEG_A_CLK_RQ#</td>
<td>Clock Request received from PCIe clock buffer</td>
</tr>
<tr>
<td>48</td>
<td>I</td>
<td>+V3.3S</td>
<td>CPCI_INTS_EN</td>
<td>LOW: Isolate SERIRQ from CPCI_INTS&lt;br&gt;HIGH: Connect SERIRQ to CPCI_INTS</td>
</tr>
<tr>
<td>49</td>
<td>I</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistors to GND)</td>
</tr>
<tr>
<td>50</td>
<td>I</td>
<td>+V3.3S</td>
<td>HWREV</td>
<td>PCB Revision Code HWREV[2:0]:&lt;br&gt;GPIO[54/52/50] 000 001 010 ... 111&lt;br&gt;Revision 0 1 2 ... 7</td>
</tr>
<tr>
<td>51</td>
<td>O</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>One of the Config Straps for boot device selection, pulled to +V3.3S.</td>
</tr>
<tr>
<td>52</td>
<td>I</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>PCB Revision Code HWREV[2:0], see GPIO50</td>
</tr>
<tr>
<td>53</td>
<td>O</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>Not connected on PC5</td>
</tr>
<tr>
<td>54</td>
<td>I</td>
<td>+V3.3S</td>
<td>N/A</td>
<td>PCB Revision Code HWREV[2:0], see GPIO50</td>
</tr>
<tr>
<td>55</td>
<td>O</td>
<td>+V3.3S</td>
<td>ENABLE_NC2</td>
<td>Enable Ethernet Controller NC2</td>
</tr>
<tr>
<td>56</td>
<td>I</td>
<td>+V3.3A</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistor to GND)</td>
</tr>
<tr>
<td>57</td>
<td>I</td>
<td>+V3.3A</td>
<td>N/A</td>
<td>TPM2.0 Physical Present Pin</td>
</tr>
<tr>
<td>GPIO</td>
<td>Type</td>
<td>Voltage</td>
<td>Function</td>
<td>Description</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>---------</td>
<td>----------</td>
<td>-------------</td>
</tr>
<tr>
<td>58</td>
<td>I</td>
<td>+V3.3A</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistor to +3.3V)</td>
</tr>
<tr>
<td>59</td>
<td>I</td>
<td>+V3.3A</td>
<td>USB_OC0#</td>
<td>USB Front Panel Right Port Overcurrent Detect</td>
</tr>
<tr>
<td>60</td>
<td>I</td>
<td>+V3.3A</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistor to +3.3V)</td>
</tr>
<tr>
<td>61-62</td>
<td>O</td>
<td>+V3.3A</td>
<td>N/A</td>
<td>Not connected on PC5</td>
</tr>
<tr>
<td>63</td>
<td>O</td>
<td>+V3.3A</td>
<td>SLP_S5#</td>
<td>Multiplexed with chipset internal function</td>
</tr>
<tr>
<td>64</td>
<td>O</td>
<td>+V3.3S</td>
<td>CLKOUT_FLEX1</td>
<td>14.318MHz Clock Source</td>
</tr>
<tr>
<td>65-67</td>
<td>O</td>
<td>+V3.3A</td>
<td>N/A</td>
<td>Not connected on PC5</td>
</tr>
<tr>
<td>68-71</td>
<td>I</td>
<td>+V3.3S</td>
<td>BOARD_CFG</td>
<td>Board Configuration Jumpers BOARD_CGF[0:3]</td>
</tr>
<tr>
<td>72</td>
<td>I</td>
<td>+V3.3A</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistor to +3.3V)</td>
</tr>
<tr>
<td>73</td>
<td>I</td>
<td>+V3.3A</td>
<td>PCIE_CLK_REQ0#</td>
<td>Ethernet Controller NC1 Clock Request</td>
</tr>
<tr>
<td>74-75</td>
<td>I</td>
<td>+V3.3A</td>
<td>N/A</td>
<td>Not used on PC5 (pulled via resistors to +3.3V)</td>
</tr>
</tbody>
</table>

1) S=Core Voltage (active in state S0 only), A=Standby Voltage
Configuration Jumpers

Configuration PCI Express Switch (DS-P)

The link width and transfer rate of the PCI Express interfaces attached to the local expansion connector P-PCIE is configurable by two DIP switches (DS-P) located on the backside of the PC5-LARGO. Note that changes in PCIe link configuration are honoured by the board not before a system reset was performed.

<table>
<thead>
<tr>
<th>DS-P</th>
<th>PCIe Link Width</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>PCIe Switch Upstream</td>
</tr>
<tr>
<td>OFF OFF</td>
<td>4 Lanes @ 5GT/s</td>
</tr>
<tr>
<td>ON OFF</td>
<td>4 Lanes @ 5GT/s</td>
</tr>
<tr>
<td>OFF ON</td>
<td>4 Lanes @ 2.5GT/s</td>
</tr>
<tr>
<td>ON ON</td>
<td>4 Lanes @ 2.5GT/s</td>
</tr>
</tbody>
</table>

1) Consists to the non fat pipe slots, generally periphery slots 3 to 8.

When the port on P-PCIE is configured as single link, the PCIe switch may size down the link width to x2 or x1 by auto-negotiation.
The following table shows the factory settings of DS-P with different side boards mounted to the PCS-LARGO:

<table>
<thead>
<tr>
<th>Side Board</th>
<th>DS-P</th>
<th>PCIe Link Width</th>
</tr>
</thead>
<tbody>
<tr>
<td>None</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>CCI-RAP</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>CCK-MARIMBA</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>CCL-CAPELLA</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>PCS-BALLET</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>SCS-TRUMPET</td>
<td>OFF</td>
<td>OFF</td>
</tr>
</tbody>
</table>

4 Links x 1 Lane @ 5GT/s

1 Link x 4 Lanes @ 5GT/s
Loading UEFI BIOS Setup Defaults/IEEE 1588 Pulse per Second (J-GP)

The jumper J-GP may be used to reset the UEFI BIOS configuration settings to a default state. The UEFI BIOS on PC5-LARGO stores most of its settings in an area within the BIOS flash, e.g. the actual boot devices. Using the jumper J-GP is only necessary, if it is not possible to enter the setup of the BIOS. To reset the settings mount a jumper on J-GP and perform a system reset. As long as the jumper is stuffed the BIOS will use the default configuration values after any system reset. To get normal operation again, the jumper has to be removed.

There is also an alternate function available on J-GP. Pin 1 of this jumper carries a Pulse per Second (PPS) signal according the IEEE 1588 specification when enabled by UEFI BIOS settings. A wire may be connected to trigger events on external devices.

**NOTE:** The PPS signal can be gripped at the CompactPCI® PlusIO connector J2 pin D14 (SATA-SCL) also.

<table>
<thead>
<tr>
<th>J-GP</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jumper Removed</td>
<td>Normal operation</td>
</tr>
<tr>
<td>Jumper Installed</td>
<td>BIOS configuration reset performed</td>
</tr>
</tbody>
</table>

1) This setting is the factory default
Manufacturer Mode Jumper (J-MFG)

The jumper J-MFG is used to bring the board into the manufacturer mode. This is necessary only on board production time and should not be used by customers. For normal operation the jumper should be removed. The pin header J-MFG is not stuffed on the PC5-LARGO by default.

<table>
<thead>
<tr>
<th>J-MFG</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jumper Removed</td>
<td>Normal operation</td>
</tr>
<tr>
<td>Jumper Installed</td>
<td>Entering Manufacturer Mode</td>
</tr>
</tbody>
</table>

1) This setting is the factory default
RTC Reset (J-RTC)

The jumper J-RTC may be used to reset certain register bits of the battery backed RTC core within the PCH QM87. This can be necessary under rare conditions (e.g. battery undervoltage), if the CPU fails to enter the BIOS POST after power on. Note that installing of jumper J-RTC will neither set UEFI BIOS Setup to EKF Factory Defaults nor resets the time and date register values of the RTC (Real Time Clock). To reset the RTC core the board must be removed from the system rack. Short-circuit the pins of J-RTC for about 1 sec. Thereafter reinstall the board to the system and switch on the power. It is important to accomplish the RTC reset while the board has no power. The pin header J-RTC is not stuffed on the PC5-LARGO by default.

<table>
<thead>
<tr>
<th>J-RTC</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jumper Removed</td>
<td>Normal operation</td>
</tr>
<tr>
<td>Jumper Installed</td>
<td>RTC reset performed</td>
</tr>
</tbody>
</table>

1) This setting is the factory default.
Connectors

Caution

Some of the internal connectors provide operating voltage (3.3V, 5V and 12V) to devices inside the system chassis, such as internal peripherals. Not all of these connectors are short circuit protected. Do not use these internal connectors for powering devices external to the computer chassis. A fault in the load presented by the external devices could cause damage to the board, the interconnecting cable and the external devices themselves.

Front Panel Connectors

With respect to the video connector, the PC5-LARGO is available in two flavours, either dual mDP or VGA.
Sample Front Panel Options 8HP

1

PCS-LARGO
Dual - mDP

PCS-BALLET
RS-232

2

PCS-LARGO
Dual - mDP

PCL-CAPELLA
CFast™

PCL-CAPELLA
µ SATA
Sample Front Panel Options 12HP
DisplayPort Connectors

The Intel® Core™ processors used on PC5-LARGO are equipped with an integrated graphics controller, which supports DisplayPort interfaces permitting simultaneous independent operation of up to three displays. Two DP receptacles are available from the PC5-LARGO front panel, as mDP (Mini DisplayPort) connectors, which is a space saving alternate to the standard DP connector and is also specified by the VESA.

<table>
<thead>
<tr>
<th>Mini DisplayPort P-DP1/2</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
</tr>
<tr>
<td>18</td>
</tr>
<tr>
<td>16</td>
</tr>
<tr>
<td>14</td>
</tr>
<tr>
<td>12</td>
</tr>
<tr>
<td>10</td>
</tr>
<tr>
<td>8</td>
</tr>
<tr>
<td>6</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>2</td>
</tr>
</tbody>
</table>

1) +3.3V via 0.5A current-limited electronic power switch. This voltage is switched on in S0 state only.

Most DisplayPort monitors come with the standard DP connector, hence requiring a mDP to DP cable assembly for use with the PC5-LARGO. For attachment of either a classic style analog RGB monitor, DVI or HDMI type display to the P-DP1/2 receptacles, there are both adapters and also adapter cables available.

Specified by the VESA DisplayPort connector standard is a dedicated power pin 20 (+3.3V 0.5A). Both the GPU (source side) and a DP monitor (sink side) must provide power via this pin. A VESA specified standard DisplayPort cable however should not connect the pins 20 of both cable ends, in order to avoid a back driving conflict. Fortunately the PC5-LARGO takes care about this situation. Nevertheless, before ordering DP cable assemblies, EKF recommends to verify the associated wiring diagram.

Sample VESA Compliant Mini DisplayPort Cable Assemblies

<table>
<thead>
<tr>
<th>EKF Part. #270.66.2.02.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Astron</td>
</tr>
<tr>
<td>Molex</td>
</tr>
<tr>
<td>Roline</td>
</tr>
<tr>
<td>Wieson</td>
</tr>
</tbody>
</table>
Screw Locking Option for mDP Connectors

Opposite to the Standard DisplayPort cable connectors, mDP connectors are not provided with a latching device. For rugged applications with need for a connector locking mechanism, EKF offers two methods of fixing.

1. The front panel is provided with a threaded hole for fixing a removable H-shape retainer plate, which is available from EKF as accessory (image above).

2. As an alternate, the customer can use cable assemblies with screw-locked mDP connectors (image below). The front panel has to be modified however for this solution (two threaded holes in addition, please specify when ordering).

Option Screw-Lock Plate for mDP Cable Connectors

Screw-Locked mDP Connector Cable Assembly (Delock)
A third DisplayPort video output is available when combining the PC5-LARGO with the mezzanine side card SCS-TRUMPET or PCS-BALLET. The standard DP connector provided on these side cards is provided with latches, which may be preferred for some applications.
PC5-LARGO w. PCS-BALLET Side Card & 2.5-Inch SSD, 8HP

PC5-LARGO w. PCS-BALLET C32-FIO C20-SATA, 12HP
VGA Video Connector

As an option, the PC5-LARGO can be equipped with a legacy VGA connector (High-Density D-Sub 15-position female connector). The connector VGA replaces the two Mini DisplayPort receptacles, and the digital video interface therefore is not available concurrently with this option.

<table>
<thead>
<tr>
<th>P-VGA (Option)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 RED</td>
</tr>
<tr>
<td>2 GREEN</td>
</tr>
<tr>
<td>3 BLUE</td>
</tr>
<tr>
<td>4 NC</td>
</tr>
<tr>
<td>5 GND</td>
</tr>
<tr>
<td>6 GND</td>
</tr>
<tr>
<td>7 GND</td>
</tr>
<tr>
<td>8 GND</td>
</tr>
<tr>
<td>9 DDC_POW ¹)</td>
</tr>
<tr>
<td>10 GND</td>
</tr>
<tr>
<td>11 NC</td>
</tr>
<tr>
<td>12 VGA_DDC_SDA</td>
</tr>
<tr>
<td>13 HSYNC</td>
</tr>
<tr>
<td>14 VSYNC</td>
</tr>
<tr>
<td>15 VGA_DDC_SCL</td>
</tr>
</tbody>
</table>

¹) +3.3V protected by a self resetting PolySwitch fuse 0.75A. This voltage is switched on in S0 state only.
USB Connectors

The Intel® QM87 Platform Controller Hub incorporates a four-port USB 3.0 xHCI host controller. Two ports are directly available on the PC5-LARGO front panel (type A receptacle), for attachment of external USB devices.

### P-USB • Dual USB 3.0 Receptacle

USB 3.0 dual type A receptacle, stacked, 18-position

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VBUS +5V, 1.5A max (^1)</td>
</tr>
<tr>
<td>2</td>
<td>USB D-</td>
</tr>
<tr>
<td>3</td>
<td>USB D+</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>SS RX-</td>
</tr>
<tr>
<td>6</td>
<td>SS RX+</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>SS TX-</td>
</tr>
<tr>
<td>9</td>
<td>SS TX+</td>
</tr>
</tbody>
</table>

\(^1\) +5V via 1.5A current-limited electronic power switch. Power rail may be switched off by software independently for each port.

Another two USB 3.0 connectors would be available when the PC5-LARGO is combined with the PCS-BALLET mezzanine side card. EKF offers USB cable connector retainer solutions, for rugged applications (picture below).
## Ethernet Connectors

### Gigabit Ethernet Ports 1/2 (P-ETH, RJ-45)

<table>
<thead>
<tr>
<th>Port 1</th>
<th>Port 2</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>iAMT</strong></td>
<td><strong>IEEE 1588</strong></td>
</tr>
<tr>
<td>1</td>
<td>NC1_MDX0+</td>
</tr>
<tr>
<td>2</td>
<td>NC1_MDX0-</td>
</tr>
<tr>
<td>3</td>
<td>NC1_MDX1+</td>
</tr>
<tr>
<td>4</td>
<td>NC1_MDX2+</td>
</tr>
<tr>
<td>5</td>
<td>NC1_MDX2-</td>
</tr>
<tr>
<td>6</td>
<td>NC1_MDX1-</td>
</tr>
<tr>
<td>7</td>
<td>NC1_MDX3+</td>
</tr>
<tr>
<td>8</td>
<td>NC1_MDX3-</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Port 1</th>
<th>Port 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>NC2_MDX0+</td>
</tr>
<tr>
<td>2</td>
<td>NC2_MDX0-</td>
</tr>
<tr>
<td>3</td>
<td>NC2_MDX1+</td>
</tr>
<tr>
<td>4</td>
<td>NC2_MDX2+</td>
</tr>
<tr>
<td>5</td>
<td>NC2_MDX2-</td>
</tr>
<tr>
<td>6</td>
<td>NC2_MDX1-</td>
</tr>
<tr>
<td>7</td>
<td>NC2_MDX3+</td>
</tr>
<tr>
<td>8</td>
<td>NC2_MDX3-</td>
</tr>
</tbody>
</table>

The lower green LED indicates LINK established when continuously on, and data transfer (activity) when blinking. If the lower green LED is permanently off, no LINK is established. The upper green/yellow dual-LED signals the link speed 1Gbit/s when lit yellow, 100Mbit/s when lit green, and 10Mbit/s when off.
Mezzanine Connectors

Mezzanine Side Card Connector Suite (Picture Similar)
PC5-LARGO w. Low Profile Mezzanine Modul HSE Connector Based
Expansion Interface P-EXP

| P-EXP |
|---|---|---|
| GND | 1 | 2 | +3.3V ¹)
| PCI_CLK (33MHz) | 3 | 4 | RST_PLL# |
| LPC_AD0 | 5 | 6 | LPC_AD1 |
| LPC_AD2 | 7 | 8 | LPC_AD3 |
| LPC_FRM# | 9 | 10 | LPC_DRQ# |
| GND | 11 | 12 | +3.3V ¹) |
| LPC_SERIRQ | 13 | 14 | WAKE# |
| EXP_SMI# | 15 | 16 | SIO_CLK (14.3MHz) |
| FWH_ID0 | 17 | 18 | FWH_INIT# |
| KBRST# | 19 | 20 | A20GATE |
| GND | 21 | 22 | +5V ¹) |
| USB_EXP2- | 23 | 24 | USB_EXP1- |
| USB_EXP2+ | 25 | 26 | USB_EXP1+ |
| USB_EXP_OC# | 27 | 28 | DBRESET# |
| EXP_SCL ²) | 29 | 30 | EXP_SDA ²) |
| GND | 31 | 32 | +5V ¹) |
| HDA_SDOUT | 33 | 34 | HDA_SDIN0 |
| HDA_RST#CL_RST# ³) | 35 | 36 | HDA_SYNC |
| HDA_CLK/CL_CLK ³) | 37 | 38 | HDA_SDIN1/CL_DATA ³) |
| SPEAKER | 39 | 40 | +12V ⁴) |

¹) Power rail switched on in state S0 only.
²) Connected to SMBus via buffered switch, isolated after reset.
³) Stuffing option, default is the HDA option.
⁴) Power rail switch off in state S5.

**WARNING:** The +3.3V, +5V and +12V power pins are not protected against a short circuit event. The connector P-EXP therefore should be used only for attachment of an approved expansion side card. The maximum current flow across these pins should be limited to 1A per power pin.
## High Speed Expansion Connector P-HSE

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>a1</td>
<td>SATA_HSE1_TXP</td>
</tr>
<tr>
<td>b1</td>
<td>SATA_HSE1_TXN</td>
</tr>
<tr>
<td>a2</td>
<td>SATA_HSE1_RXP</td>
</tr>
<tr>
<td>b2</td>
<td>SATA_HSE1_RXN</td>
</tr>
<tr>
<td>a3</td>
<td>SATA_HSE2_TXP</td>
</tr>
<tr>
<td>b3</td>
<td>SATA_HSE2_TXN</td>
</tr>
<tr>
<td>a4</td>
<td>SATA_HSE2_RXP</td>
</tr>
<tr>
<td>b4</td>
<td>SATA_HSE2_RXN</td>
</tr>
<tr>
<td>a5</td>
<td>SATA_HSE3_TXP</td>
</tr>
<tr>
<td>b5</td>
<td>SATA_HSE3_TXN</td>
</tr>
<tr>
<td>a6</td>
<td>SATA_HSE3_RXP</td>
</tr>
<tr>
<td>b6</td>
<td>SATA_HSE3_RXN</td>
</tr>
<tr>
<td>a7</td>
<td>SATA_HSE3_RXP</td>
</tr>
<tr>
<td>b7</td>
<td>SATA_HSE3_RXN</td>
</tr>
<tr>
<td>a8</td>
<td>USB_HSE1_P</td>
</tr>
<tr>
<td>b8</td>
<td>USB_HSE1_N</td>
</tr>
<tr>
<td>a9</td>
<td>USB_HSE2_P</td>
</tr>
<tr>
<td>b9</td>
<td>USB_HSE2_N</td>
</tr>
<tr>
<td>a10</td>
<td>USB_HSE3_P</td>
</tr>
<tr>
<td>b10</td>
<td>USB_HSE3_N</td>
</tr>
<tr>
<td>a11</td>
<td>USB_HSE4_P</td>
</tr>
<tr>
<td>b11</td>
<td>USB_HSE4_N</td>
</tr>
<tr>
<td>a12</td>
<td>USB_HSE4_RXP</td>
</tr>
<tr>
<td>b12</td>
<td>USB_HSE4_RXN</td>
</tr>
<tr>
<td>a13</td>
<td>USB_HSE_OC1#</td>
</tr>
<tr>
<td>b13</td>
<td>USB_HSE_OC34#</td>
</tr>
<tr>
<td>a14</td>
<td>USB_HSE_OC2#</td>
</tr>
<tr>
<td>b14</td>
<td>USB_HSE_OC34#</td>
</tr>
<tr>
<td>+3.3V</td>
<td></td>
</tr>
<tr>
<td>+5V</td>
<td></td>
</tr>
<tr>
<td>+12V</td>
<td></td>
</tr>
</tbody>
</table>

---

1) Power rail switched on in state S0 only (Switched).
2) Power rail on with system stand-by power (Always).
3) Power rail switch off in state S5.
4) All SATA channels are derived from the PCH QM87.
5) All TX/RX designations with respect to the SATA controller.

**WARNING:** The +3.3V, +5V and +12V power pins are not protected against a short circuit event. The connector P-HSE therefore should be used only for attachment of an approved expansion side card. The maximum current flow through these power pins should be limited to 0.5A per pin.
C47-MSATA Mezzanine Storage Module Based on the Connector HSE

C48-M2 Mezzanine Storage Module Based on the Connector HSE
PCI Express® Expansion Header P-PCIE

<table>
<thead>
<tr>
<th>P-PCIE</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>1</td>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>+5V ¹)</td>
<td>3</td>
<td>4</td>
<td>+3.3V ¹)</td>
</tr>
<tr>
<td>+5V ¹)</td>
<td>5</td>
<td>6</td>
<td>+3.3V ¹)</td>
</tr>
<tr>
<td>GND</td>
<td>7</td>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>PE_CLKP</td>
<td>9</td>
<td>10</td>
<td>PLTRST#</td>
</tr>
<tr>
<td>PE_CLKN</td>
<td>11</td>
<td>12</td>
<td>PE_WAKE#</td>
</tr>
<tr>
<td>GND</td>
<td>13</td>
<td>14</td>
<td>GND</td>
</tr>
<tr>
<td>PE_1TP</td>
<td>15</td>
<td>16</td>
<td>PE_1RP</td>
</tr>
<tr>
<td>PE_1TN</td>
<td>17</td>
<td>18</td>
<td>PE_1RN</td>
</tr>
<tr>
<td>GND</td>
<td>19</td>
<td>20</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>21</td>
<td>22</td>
<td>GND</td>
</tr>
<tr>
<td>PE_2TP</td>
<td>23</td>
<td>24</td>
<td>PE_2RP</td>
</tr>
<tr>
<td>PE_2TN</td>
<td>25</td>
<td>26</td>
<td>PE_2RN</td>
</tr>
<tr>
<td>GND</td>
<td>27</td>
<td>28</td>
<td>GND</td>
</tr>
<tr>
<td>PE_3TP</td>
<td>29</td>
<td>30</td>
<td>PE_3RP</td>
</tr>
<tr>
<td>PE_3TN</td>
<td>31</td>
<td>32</td>
<td>PE_3RN</td>
</tr>
<tr>
<td>GND</td>
<td>33</td>
<td>34</td>
<td>GND</td>
</tr>
<tr>
<td>PE_4TP</td>
<td>35</td>
<td>36</td>
<td>PE_4RP</td>
</tr>
<tr>
<td>PE_4TN</td>
<td>37</td>
<td>38</td>
<td>PE_4RN</td>
</tr>
<tr>
<td>GND</td>
<td>39</td>
<td>40</td>
<td>GND</td>
</tr>
</tbody>
</table>

¹) Power rail switched on in state S0 only.

WARNING: The +3.3V and +5V power pins are not protected against a short circuit event. The connector P-PCIE therefore should be used only for attachment of an approved expansion side card. The maximum current flow through these power pins should be limited to 1A per pin.
### DisplayPort Expansion Header P-DP3

<table>
<thead>
<tr>
<th>P-DP3</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP_LANE0+</td>
<td>3</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP_LANE0-</td>
<td>5</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>7</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP_LANE1+</td>
<td>9</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP_LANE1-</td>
<td>11</td>
<td>12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>13</td>
<td>14</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP_LANE2+</td>
<td>15</td>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP_LANE2-</td>
<td>17</td>
<td>18</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>19</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Pin Headers & Debug

Front Panel Handle Microswitch Header P-FPH

The jumper P-FPH is used for attachment of an external SPDT switch. By default, P-FPH is connected across a short cable harness to a microswitch, which is integrated into the PC5-LARGO front panel handle (ejector lever). The switch performs a power button event (e.g. system shutdown) by short-circuiting the pins 1 and 3 of P-FPH when activated (hold unlock button of front panel handle depressed momentarily).

<table>
<thead>
<tr>
<th>P-FPH</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 black Microswitch Pole (Common), Wired to PLD</td>
</tr>
<tr>
<td>2 red Microswitch Throw - F/P Handle Locked Position, NC</td>
</tr>
<tr>
<td>3 yellow Microswitch Throw - F/P Handle Unlocked Position, Wired to GND</td>
</tr>
</tbody>
</table>
PLD Programming Header P-ISP

The PC5-LARGO is provided with a powerful PLD (in-System Programmable Logic Device) which replaces legacy glue logic. The programming header P-ISP is not stuffed (in use for manufacturing only). Its footprint is situated at the bottom side of the board.

<table>
<thead>
<tr>
<th>P-ISP</th>
<th>240.1.08.I • © EKF • ekf.com</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+3.3V</td>
</tr>
<tr>
<td>2</td>
<td>TDO</td>
</tr>
<tr>
<td>3</td>
<td>TDI</td>
</tr>
<tr>
<td>4</td>
<td>NC</td>
</tr>
<tr>
<td>5</td>
<td>KEY</td>
</tr>
<tr>
<td>6</td>
<td>TMS</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>TCK</td>
</tr>
</tbody>
</table>
Processor Debug Header P-XDP

The PC5-LARGO may be equipped with a 26-position processor debug header for hard- and software debugging (specified by Intel® as XDP-SFF-26 Pin Platform Connection). The connector is suitable for installation of a flat flex cable (FFC), in order to attach an JTAG debugger (emulator) such as the Arium ECM-XDP3. An adapter (ITP-XDP-SFF-26) is required in addition to convert the 26-pin XDP-SFF-26 Pin connector to the standard 60-pin XDP.

The header P-XDP would be mounted on the PCB bottom side, but is not stuffed by default.

<table>
<thead>
<tr>
<th>P-XDP Processor Debug Connector</th>
</tr>
</thead>
<tbody>
<tr>
<td>269.1.026.902 • FFC Connector</td>
</tr>
</tbody>
</table>

© EKF • ekf.com

| 1 | OBSFN_A0 (PREQ#) | OBSFN_A1 (PRDY#) | 2 |
| 3 | GND            | OBSDATA_A0       | 4 |
| 5 | OBSDATA_A1     | GND              | 6 |
| 7 | OBSDATA_A2     | OBSDATA_A3 (CPU_CFG3) | 8 |
| 9 | GND            | HOOK0 (CPU_PWRGOOD) | 10 |
| 11 | HOOK1 (XDP_PWRBTN) | HOOK2 (PWR_DBG#) | 12 |
| 13 | HOOK3 (SYS_PWROK) | HOOK4         | 14 |
| 15 | HOOK5          | VCCOBS_AB (VCCIO_CPU) | 16 |
| 17 | HOOK6 (PLTRST#) | HOOK7 (DBRESET#) | 18 |
| 19 | GND            | TDO              | 20 |
| 21 | TRST#          | TDI              | 22 |
| 23 | TMS            | TCK1             | 24 |
| 25 | GND            | TCK0 (TCK)       | 26 |
### Backplane Connectors

#### CompactPCI J1

<table>
<thead>
<tr>
<th>J1</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>5V</td>
<td></td>
<td>REQ64# 1)</td>
<td>3.3V</td>
<td>5V</td>
</tr>
<tr>
<td>24</td>
<td>AD1</td>
<td>5V</td>
<td>V(I/O)</td>
<td>AD0</td>
<td>ACK64# 1)</td>
</tr>
<tr>
<td>23</td>
<td>3.3V</td>
<td>AD4</td>
<td>AD3</td>
<td>5V</td>
<td>AD2</td>
</tr>
<tr>
<td>22</td>
<td>AD7</td>
<td>GND</td>
<td>3.3V</td>
<td>AD6</td>
<td>AD5</td>
</tr>
<tr>
<td>21</td>
<td>3.3V</td>
<td>AD9</td>
<td>AD8</td>
<td>GND/M66EN 1)</td>
<td>C/BE0#</td>
</tr>
<tr>
<td>20</td>
<td>AD12</td>
<td>GND</td>
<td>V(I/O)</td>
<td>AD11</td>
<td>AD10</td>
</tr>
<tr>
<td>19</td>
<td>3.3V</td>
<td>AD15</td>
<td>AD14</td>
<td>GND</td>
<td>AD13</td>
</tr>
<tr>
<td>18</td>
<td>SERR# 1)</td>
<td>GND</td>
<td>3.3V</td>
<td>PAR</td>
<td>C/BE1#</td>
</tr>
<tr>
<td>17</td>
<td>3.3V</td>
<td>IPMB SCL 1)</td>
<td>IPMB SDA 1)</td>
<td>GND</td>
<td>PERR# 1)</td>
</tr>
<tr>
<td>16</td>
<td>DEVSEL# 1)</td>
<td>GND</td>
<td>V(I/O)</td>
<td>STOP# 1)</td>
<td>LOCK# 1)</td>
</tr>
<tr>
<td>15</td>
<td>3.3V</td>
<td>FRAME# 1)</td>
<td>IRDY# 1)</td>
<td>BD_SEL# 4)</td>
<td>TRDY# 1)</td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>KEY AREA</td>
</tr>
<tr>
<td>13</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>AD18</td>
<td>AD17</td>
<td>AD16</td>
<td>GND</td>
<td>C/BE2#</td>
</tr>
<tr>
<td>10</td>
<td>AD21</td>
<td>GND</td>
<td>3.3V</td>
<td>AD20</td>
<td>AD19</td>
</tr>
<tr>
<td>9</td>
<td>C/BE3#</td>
<td>GND</td>
<td>AD23</td>
<td>GND</td>
<td>AD22</td>
</tr>
<tr>
<td>8</td>
<td>AD26</td>
<td>GND</td>
<td>V(I/O)</td>
<td>AD25</td>
<td>AD24</td>
</tr>
<tr>
<td>7</td>
<td>AD30</td>
<td>AD29</td>
<td>AD28</td>
<td>GND</td>
<td>AD27</td>
</tr>
<tr>
<td>6</td>
<td>REQ# 1)</td>
<td>GND</td>
<td>3.3V</td>
<td>CLK</td>
<td>AD31</td>
</tr>
<tr>
<td>5</td>
<td>BRSVP1A5 4)</td>
<td>BRSVP1B5 4)</td>
<td>RST#</td>
<td>GND</td>
<td>GNT#</td>
</tr>
<tr>
<td>4</td>
<td>IPMB PWR</td>
<td>GND</td>
<td>V(I/O)</td>
<td>INTP 1)</td>
<td>INTS 1)</td>
</tr>
<tr>
<td>3</td>
<td>INTA# 1)</td>
<td>INTB# 1)</td>
<td>INTC# 1)</td>
<td>5V</td>
<td>INTD# 1)</td>
</tr>
<tr>
<td>2</td>
<td>TCK 4)</td>
<td>5V</td>
<td>TMS 4)</td>
<td>TDQ 4)</td>
<td>TDI 4)</td>
</tr>
<tr>
<td>1</td>
<td>5V</td>
<td>-12V 5)</td>
<td>TRST# 4)</td>
<td>+12V</td>
<td>5V</td>
</tr>
</tbody>
</table>

1) This pin is pulled up with 1kΩ to V(I/O).
2) This pin is not used on PC5-LARGO, but pulled up with 1kΩ to V(I/O).
3) This pin is pulled up with 3.0k to J1 pin A4.
4) This pin is not connected.
5) This pin is connected to a decoupling capacitor only and not used on PC5-LARGO.
6) This pin is connected to power sequencing logic and should pulled low for normal operation.
7) This pin can be pulled down on PC5-LARGO to force 33 MHz operation on request. The PC5-LARGO is capable to operate with 66 MHz on the CPCI Bus by default.
CompactPCI J2 (PlusIO)

This connector is a high speed UHM connector, suitable for Gigabit Serial I/O. Refer also to PICMG® 2.30 CompactPCI® PlusIO Specification

Please note, that the CompactPCI® PlusIO specification refers to SATA data rates of 1.5Gbps and 3Gbps. EKF has tested successfully also 6G over the backplane with sample devices, but cannot guarantee this data rate under any condition. Other devices and other backplane brands/types in use may cause a different result. Hence, for optimum reliability, the Marvell SATA controller will be initialized for 3Gbps on all ports by default. The J2 backplane SATA 6Gbps configuration would be available however as a PC5-LARGO option on special request (altered content for the Marvell 88SE9230 attached SPI Flash). EKF recommends that customers validate their particular SATA 6G application thoroughly, since SATA channel data errors can decrease the performance considerably.

Warning: Do not operate the standard PC5-LARGO in systems with a 64-bit CompactPCI® backplane. The J2/P2 pin assignment of a 64-bit CPCI backplane differs substantially from a CompactPCI® PlusIO backplane, which will result in a short circuit situation on several pins, causing permanent damage to the PC5-LARGO. For use together with a 64-bit CompactPCI® classic backplane, special PC5-LARGO versions are available on customer request, however supporting only 32-bit peripheral cards. The use of 64-bit CompactPCI® classic peripheral boards may cause problems.
<table>
<thead>
<tr>
<th>J2</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
</tr>
</thead>
<tbody>
<tr>
<td>22</td>
<td>GA2</td>
<td>GA3</td>
<td>GA2</td>
<td>GA1</td>
<td>GA0</td>
</tr>
<tr>
<td>21</td>
<td>CLK6</td>
<td>GND</td>
<td>2_ETH_B+</td>
<td>1_ETH_D+</td>
<td>1_ETH_B+</td>
</tr>
<tr>
<td>20</td>
<td>CLK5</td>
<td>GND</td>
<td>2_ETH_B-</td>
<td>1_ETH_D-</td>
<td>1_ETH_B-</td>
</tr>
<tr>
<td>19</td>
<td>GND</td>
<td>GND</td>
<td>2_ETH_A+</td>
<td>1_ETH_C+</td>
<td>1_ETH_A+</td>
</tr>
<tr>
<td>18</td>
<td>2_ETH_D+</td>
<td>2_ETH_C+</td>
<td>2_ETH_A-</td>
<td>1_ETH_C-</td>
<td>1_ETH_A-</td>
</tr>
<tr>
<td>17</td>
<td>2_ETH_D-</td>
<td>2_ETH_C-</td>
<td>PRST# 1)</td>
<td>REQ6# 1)</td>
<td>GNT6#</td>
</tr>
<tr>
<td>16</td>
<td>4_PE_CLK-</td>
<td>2_PE_CLK+</td>
<td>2_PE_CLK-</td>
<td>GND</td>
<td>reserved 2)</td>
</tr>
<tr>
<td>15</td>
<td>4_PE_CLK+</td>
<td>2_PE_CLK-</td>
<td>GND</td>
<td>2_PE_CLK-</td>
<td>GNT5#</td>
</tr>
<tr>
<td>14</td>
<td>3_PE_CLK-</td>
<td>1_PE_CLK+</td>
<td>3_PE_CLK+</td>
<td>SATA_SCL</td>
<td>reserved 2)</td>
</tr>
<tr>
<td>13</td>
<td>3_PE_CLK+</td>
<td>1_PE_CLK-</td>
<td>SATA_SDO</td>
<td>SATA_SL</td>
<td>AD32</td>
</tr>
<tr>
<td>12</td>
<td>4_PE_RX00+</td>
<td>1_PE_CLK+</td>
<td>2_PE_CLK+</td>
<td>SATA_SD1 2)</td>
<td>4_SATA_RX+</td>
</tr>
<tr>
<td>11</td>
<td>4_PE_RX00-</td>
<td>4_PE_TX00+</td>
<td>4_USB2</td>
<td>4_SATA_TX+</td>
<td>4_SATA_RX-</td>
</tr>
<tr>
<td>10</td>
<td>3_PE_RX00+</td>
<td>4_PE_TX00-</td>
<td>4_USB2</td>
<td>3_SATA_RX+</td>
<td>AD43</td>
</tr>
<tr>
<td>9</td>
<td>3_PE_RX00-</td>
<td>3_PE_TX00+</td>
<td>3_USB2</td>
<td>3_SATA_TX+</td>
<td>AD46</td>
</tr>
<tr>
<td>8</td>
<td>2_PE_RX00+</td>
<td>3_PE_TX00-</td>
<td>3_USB2</td>
<td>2_SATA_RX+</td>
<td>AD50</td>
</tr>
<tr>
<td>7</td>
<td>2_PE_RX00-</td>
<td>2_PE_TX00+</td>
<td>2_USB2</td>
<td>2_SATA_TX+</td>
<td>AD53</td>
</tr>
<tr>
<td>6</td>
<td>1_PE_RX00+</td>
<td>2_PE_TX00-</td>
<td>2_USB2</td>
<td>1_SATA_RX+</td>
<td>AD57</td>
</tr>
<tr>
<td>5</td>
<td>1_PE_RX00-</td>
<td>1_PE_TX00-</td>
<td>1_USB2</td>
<td>1_SATA_RX+</td>
<td>AD60</td>
</tr>
<tr>
<td>4</td>
<td>V(I/O)</td>
<td>1_PE_TX00-</td>
<td>1_USB2</td>
<td>1_SATA_TX+</td>
<td>reserved 2)</td>
</tr>
<tr>
<td>3</td>
<td>CLK4</td>
<td>GND</td>
<td>GNT3#</td>
<td>REQ4# 1)</td>
<td>GNT4#</td>
</tr>
<tr>
<td>2</td>
<td>CLK2</td>
<td>CLK3</td>
<td>SYSEN# 2)</td>
<td>GNT2#</td>
<td>REQ3# 1)</td>
</tr>
<tr>
<td>1</td>
<td>CLK1</td>
<td>GND</td>
<td>REQ1# 1)</td>
<td>GNT1#</td>
<td>REQ2# 1)</td>
</tr>
</tbody>
</table>

1) This pin is pulled up with 1kΩ to V(I/O). Alternate pull up resistor values (e.g. 2.7kΩ for V(I/O)=+3.3V) are available on request.
2) This pin is not connected.
3) This pin is pulled up with 10kΩ to +3.3V.
4) Pin positions printed italic: 64-bit system slot signals (for reference only).
5) Pin positions printed blue: PlusIO options.
6) As an exclusive stuffing option J2-C15 can be utilised as PSON# output.
Mechanical Drawing

The following drawing shows the positions of mounting holes and expansion connectors on the PC5-LARGO.
Industrial Computers Made in Germany
boards. systems. solutions.

Beyond All Limits:
EKF High Performance Embedded